Write Variation Aware Buffer Assignment for Improved Lifetime of Non-Volatile Buffers in On-Chip Interconnects
Citations
4 citations
2 citations
Cites background from "Write Variation Aware Buffer Assign..."
...[16, 17] presented wear-leveling techniques to remove unwanted write variation in NVM based buffers to improve the lifetime of NoC routers....
[...]
1 citations
Cites background from "Write Variation Aware Buffer Assign..."
...Rani and Kapoor [44], [45] presented wear-leveling techniques to remove unwanted write variation in NVMbased buffers to improve the lifetime of NoC routers....
[...]
Cites methods from "Write Variation Aware Buffer Assign..."
...Based on previous study [7] and assuming NAND-SPIN has the same MTJ size as STT-RAM, the lifetime is predicted to be 4× 10(12)....
[...]
References
[...]
4,039 citations
"Write Variation Aware Buffer Assign..." refers methods in this paper
...We evaluate our proposed approaches on a full system Gem5 [32], a multi-core simulator, with Garnet2....
[...]
3,514 citations
"Write Variation Aware Buffer Assign..." refers methods in this paper
...We evaluate our work with PARSEC [37] and SPEC CPU2006 [38] benchmark suites....
[...]
3,233 citations
Additional excerpts
..., 16×16 mesh network using synthetic traffic patterns [39]....
[...]
1,864 citations
"Write Variation Aware Buffer Assign..." refers methods in this paper
...We evaluate our work with PARSEC [37] and SPEC CPU2006 [38] benchmark suites....
[...]
...From the list of SPEC CPU2006 benchmarks, we made 12 multi-programed workloads for 16 cores and 6 for 64 cores....
[...]
1,100 citations
"Write Variation Aware Buffer Assign..." refers methods in this paper
...We use Cacti-STT [35] and NVSim [36] to get SRAM and STTRAM latency, read-write energy, and leakage power....
[...]