99% Efficient Three-Phase Buck-Type SiC MOSFET PFC Rectifier Minimizing Life Cycle Cost in DC Data Centers

Lukas Schrittwieser, Johann W. Kolar, and Thiago Batista Soeiro

Abstract—Due to the increasing power consumption of data centers, efficient dc power distribution systems have become an important topic in research and industry over the last years and according standards have been adopted. Furthermore the power consumed by telecommunication equipment and data centers is an economic factor for the equipment operator, which implies that all parts of the distribution system should be designed to minimize the life cycle cost, i.e. the sum of first cost and the cost of the power conversion losses. This paper demonstrates how semiconductor technology, chip area, magnetic component volumes and switching frequency can be selected based on life cycle cost, using analytical and numerical optimizations. A three-phase buck-type PFC rectifier with integrated active filter for 380V dc distribution systems is used as an example system, which shows that a peak efficiency of 99% is technically and economically feasible with state-of-the-art SiC MOSFETs and nanocrystalline or ferrite cores. Measurements taken on an 8 kW, 4 kWdm⁻³ hardware prototype demonstrate the validity and feasibility of the design.

Index Terms—Active third-harmonic current injection, bucktype power factor correction (PFC) converter, three-phase rectifier systems, integrated active filter rectifier.

I. INTRODUCTION

INFORMATION and communication technology equipment has become a significant consumer of electric power in recent years. In 2007, for example, the related annual consumption in Germany alone was 55TWh which equaled approximately 10% of the countries total consumption. The annual power consumption of data centers located in Germany is approximately constant at ≈10TWh since 2008 [1]. For the US an annual data center power consumption of 60TWh was estimated in 2006 with a energy cost of \$4.5 billion [2], for 2014 an increase to 70TWh has been reported [3]. Therefore the cost of electric energy is a significant economic factor for data center operators and should hence be considered in investment decisions.

In conventional data centers using ac distribution systems, as shown in Fig. 1(a), up to 50% of the total energy con-



Fig. 1. Data center power distribution concepts: (a) Conventional 400 Vac distribution, using an ac output Uninterruptible Power Supply (UPS). Similar concepts can be used with 480 Vac. (b) Facility level dc distribution system based on a 380 Vdc bus which allows a direct connection of backup batteries [4].

sumed is used for air conditioning, distribution and conversion losses [4]. Compared to this, distribution systems based on a dc bus with a nominal voltage of 380V offer significantly higher efficiency, improved reliability and reduced capital cost and floor space, cf. Fig. 1(b) [5]. Furthermore they allow a direct connection of lead acid batteries, consisting of 168 cells connected in series, with a typical floating cell voltage of ≈ 2.26 V, which results in a nominal bus voltage of 380 V. Accordingly, standards and components for dc distribution systems have been developed in recent years [6], [7].

Normally a boost-type power factor correction (PFC) stage is used to convert the 400 Vac mains into a dc voltage which is higher than the full-wave rectified ac input voltage, typically in the range of 700V to 800 V. A subsequent buck converter is then required to connect the PFC output to the dc distribution bus. (This configuration is also used for fast chargers of Electric Vehicle batteries which are powered from the three-phase ac mains [8].) As an alternative, a single-stage conversion between the three-phase mains and a dc bus with lower voltage can be achieved with buck-type PFC converters, like the SWISS Rectifier, the six-switch buck rectifier or the Integrated Active Filter rectifier [9]-[12].

The circuit topology of the Integrated Active Filter (IAF) buck-type PFC rectifier, shown in Fig. 2, was first introduced in [13] for three-phase solar inverters. A similar circuit was also proposed for drive systems with small dc-link capacitors [14]. Three major blocks can be identified in the IAF rectifier's schematic: an Input Voltage Selector (IVS) built of

Manuscript received March 27, 2017.

Lukas Schrittwieser, and Johann W. Kolar are with Power Electronic Systems Laboratory, ETH Zurich, Switzerland, Thiago Batista Soeiro is with ABB Switzerland Ltd., Corporate Research, 5405 Baden-Dättwil, Switzerland (e-mail: schritt-wieser@lem.ee.ethz.ch).

Digital Object Identifier 10.24295/CPSSTPEA.2017.00006

time.

_

a linecommutated full-wave diode rectifier $D_{\bar{k}x}$, $D_{z\bar{k}}$, $\bar{k} \in \{\bar{a}, \bar{b}, \bar{c}\}$ 2 and three four-quadrant switches $S_{\bar{k}y\bar{k}}$, a current injection circuit S_{xy} , S_{yz} , L_{inj} and a dc-dc buck converter S_x , D_z , L_o which provides the constant dc output voltage u_{pn} . Typically a small capacitor C_f is required to ensure a valid conduction path during the commutation of S_{xy} , S_{yz} and S_x . Note that the IVS switches and diodes are commutated at mains frequency only which implies that almost no switching losses occur in the IVS, therefore rectifier diodes $D_{\bar{k}x}$, $D_{z\bar{k}}$ which are optimized for a low forward voltage drop can be used.



Fig. 2. Schematic of the Integrated Active Filter rectifier (IAF), using an Input Voltage Selector (IVS) commutated at mains frequency, combined with a buck converter providing the output current i_o and a current injection converter which serves as active harmonic filter for achieving sinusoidal ac input currents.

For this paper the IAF buck-type PFC rectifier was selected to demonstrate a cost-driven converter design approach, as only two line-commutated diodes $D_{\bar{k}x}$, $D_{z\bar{k}}$, and one power transistor S_x are in its main conduction path [9], [15]. Based on a short review of the IAF rectifier's main properties in Section II and using the capital equivalent worth of energy together with component cost models, a non-isolated 8kW PFC rectifier is designed in Section III. This allows selecting cost optimal components such as semiconductors and inductors achieving an economically optimal converter which minimizes life cycle cost, i.e. the sum of first cost of the converter hardware and the cost of conversion losses during the service life. Measurements taken on a hardware prototype are presented in Section IV.

II. INTEGRATED ACTIVE FILTER PFC RECTIFIER

Simulation results for a 8kW IAF buck-type PFC rectifier (cf. Fig. 2) are shown in Fig. 3, for the system specifications given in Table I. For the IAF rectifier the current injection circuit and the buck converter can be analyzed, optimized and operated almost independently of each other. As the dc output is provided by the buck converter (S_x , D_z , L_o), the output current i_o and voltage u_{pn} can be controlled independently of the injection circuit. This can be seen from the simulation results in Fig. 3: During $\omega t < 180^\circ$ the current injection circuit is turned off, i.e. $i_{inj} = 0$. As the buck converter creates a constant output current i_o it consumes constant power from the ac input. Hence non-sinusoidal ac input currents $i_{a, b, c}$ result and only two ac input phases $i_{a, b, c}$ conduct current at a



Fig. 3. Simulation results for an IAF buck-type PFC rectifier as shown in Fig. 2, plotted are the ac input voltages $u_{a,b,c}$, the IVS output voltages u_{xN} , u_{yN} and u_{zN} , the buck stage duty cycle d_{xy} the duty cycle d_{xy} of switch S_{xy} , the output current i_{o} , the injection current i_{inj} and the ac input currents $i_{a,b,c}$. During $\omega t < 180^\circ$ the injection circuit is disabled (i.e. $i_{inj} = 0$) which results in non-sinusoidal mains currents $i_{a,b,c}$.

TABLE I CONVERTER SPECIFICATIONS

Input Voltage (Line-to-Neutral)	$U_1 = 230 \text{ V rms}$
Input Frequency	$\omega_1 = 2\pi 50 \text{ Hz}$
Switching Frequency	$f_{\rm s} = 27 \text{ kHz}$
Nominal Output Voltage	$U_{\rm pn}$ = 400 V
Nominal Output Power	$P_{o} = 8 \text{ kW}$

For $\omega t > 180^{\circ}$ the injection circuit is used to create a current i_{inj} which is proportional to the voltage u_{vN} ,

$$i_{\rm inj}(\omega t) = -\hat{I}_1 \frac{u_{\rm yN}(\omega t)}{\hat{U}_1} \quad \hat{I}_1 = \frac{2P_{\rm o}}{3\hat{U}_1} \quad , \qquad (1)$$

where \hat{I}_1 is the peak value of the rectifier's ac input line current and \hat{U}_1 is the ac phase-to-neutral voltage amplitude. This results in sinusoidal ac input currents as shown in Fig. 3. A more detailed description of the modulation and control strategy can be found in [9], a brief description of the main components is given in the following.

A. Input Voltage Selector

As described above, the IAF rectifier uses an IVS, which connects each ac input phase a, b, c to either node x, y or z. This implies that the voltages u_{xN} , u_{yN} and u_{zN} are piecewise sinusoidal, which allows to move the ac filter capacitors $C_{\bar{a}, \bar{b}, \bar{c}}$ from nodes $\bar{a}, \bar{b}, \bar{c}$ to nodes x, y, z as shown in Fig. 4. This shortens the commutation paths of the buck converter and the injection switches. Additionally the diode bridge currents i_x and i_z become continuous which reduces the conduction losses in the bridge diodes $D_{\bar{k}x}$ and $D_{z\bar{k}}$ and in the fourquadrant switches $S_{\bar{k}y\bar{k}}$. The resulting rms current values can be calculated as

$$I_{\rm D\bar{k}x,rms} = \hat{I}_1 \sqrt{\frac{\sqrt{3}}{8\pi} + \frac{1}{6}}$$
 and (2)

$$I_{\rm S\bar{k}x,rms} = \hat{I}_1 \sqrt{\frac{1}{6} - \frac{\sqrt{3}}{4\pi}}$$
 . (3)

Assuming that MOSFETs are used as synchronous rectifiers, as shown in Fig. 4, the conduction losses are reduced by 31% in the rectifier bridge and by 78% in the four-quadrant switches compared to the original circuit shown in Fig. 2 [16].



Fig. 4. Schematic of the IAF rectifier where the input filter capacitors have been moved from the ac side $(\bar{a}, \bar{b}, \bar{c})$ of the IVS to its output side (x, y, z), which reduces the conduction losses [16]. The diodes $D_{\bar{k}x}$, $D_{z\bar{k}}$ are replaced with SiC MOSFETS $S_{x\bar{k}}$, $S_{\bar{k}z}$ operating as synchronous rectifiers to further increase the efficiency. An interleaved buck converter with cells S_{x1} , D_{z1} and S_{x2} , D_{z2} is used where S_{x1} and S_{x2} are controlled with 180° phase shifted PWM signals. This lowers the current ripple in i'_x which leads to a lower voltage ripple at the input filter capacitors $C_{x,y,z}$. The buck converter output inductors are implemented as an inter-cell transformer (ICT) with closely coupled windings and a single output inductor L_0 .

B. Buck Converter

It can be seen in Fig. 4 that the buck converter's input is connected to u_{xz} which is a six-pulse shaped voltage provided by the IVS' rectifier bridge, cf. Fig. 3. Neglecting any voltage drops across the semiconductors and inductors, the dc output voltage u_{pn} can be expressed as

$$u_{\rm pn} = \frac{3}{2} \, \hat{U}_1 \, m \quad m \in [0, 1] \quad , \tag{4}$$

where \hat{U}_1 is the ac phase-to-neutral voltage amplitude and *m* is the converter's modulation index. Note that a small distortion of the output current and the mains input currents occurs at every 60° sector of the ac input voltage, i.e. at the intersection of two phase voltages $u_{a,b,c}$. This is most likely due to the switching frequency ripple of the filter capacitor voltages u_{xN} , u_{yN} , u_{zN} as similar disturbances exist in the SWISS rectifier [16]. This voltage ripple is the result of the buck converter's discontinuous input current i'_x and could be reduced with larger $C_{x,y,z}$. However, as the capacitor voltages u_{xN} , u_{yN} , u_{zN} are piecewise sinusoidal they generate reactive power which is typically limited to 5% to 10% of the converter's active power rating.

C. Interleaved Buck Converter

In order to reduce the buck converter's input current ripple and hence the mains input current distortions and the electromagnetic noise emission of the rectifier, an interleaved buck converter can be used, as shown in Fig. 4. By modulating the switches S_{x1} and S_{x2} with 180° phase shifted PWM signals the peak-to-peak ripple in i'_x is reduced by approximately a factor of two and the ripple frequency is doubled due to cancellation of harmonics.

The dc output filter of the interleaved buck converter can be implemented by a combination of an inter-cell transformer (ICT) with closely coupled windings and a single inductor instead of two separate inductors. Using ICTs for interleaved dc-dc converters has been extensively described in literature and has been shown to result in a reduction of the magnetic component's volume, losses and weight [17]-[19].

In Fig. 5 the basic operating principle is shown for a duty cycle of $d_x = 0.75$ and 180° phase shifted PWM signals. The two cells S_{x1}/D_{z1} and S_{x2}/D_{z2} produce the output voltages u1 and u2 shown in Fig. 5(e). These can be transformed into the corresponding common-mode (cm) and differential-mode (dm) voltages u_{cm} and u_{dm} , cf. Figs. 5(f)-(g)

$$u_{\rm cm} = \frac{u_1 + u_2}{2}$$
 , (5)

$$u_{\rm dm} = \frac{u_1 - u_2}{2} \quad . \tag{6}$$

By replacing the ICT with the equivalent circuit shown in Fig. 5(b) the circuit diagram Fig. 5(c) results, which can be decomposed into two uncoupled circuits as shown in Fig. 5(d). It can be seen that the cm voltage u_{cm} , which is applied to the dc output inductor L_o and the ICT's leakage inductance L_{σ} , switches twice per switching frequency period and has a voltage step height of half the input voltage u_{xx} .

Note that unbalances in the system, such as unequal onstate resistances of the switches, duty cycle differences and mismatched PCB track resistances can lead to unbalanced ICT currents $i_{o1} \neq i_{o2}$. This results in a dc magnetization cur-



Fig. 5. Operating principle of an interleaved buck converter using a close-coupled inter-cell transformer (ICT). (a) shows the basic circuit diagram, the switches are controlled with 180° phase shifted PWM signals as shown in (e). Replacing the ICT with the equivalent circuit of an non-ideal transformer as shown in (b) and separating voltages u_1 and u_2 into common-mode (cm) and differential-mode (dm) voltages, u_{cm} and u_{dm} , yields the circuit shown in (c). It can be seen that u_{cm} is applied to L_{σ} and L_{σ} and can be used to control the output current i_{σ} , while udm controls the ICT's magnetizing current i_m as shown in (d).

rent of the ICT,

$$i_m = \frac{i_{o1} - i_{o2}}{2}$$
 , (7)

that could lead to a saturation of the core material. However, the dm voltage u_{dm} is applied to the ICT's magnetizing inductance L_m and can be used by an active control circuit to ensured an equal current sharing $i_{o1} \approx i_{o2}$ in the ICT windings. Strategies for active current balancing control in ICTs have been described in the literature [20]-[21].

III. LIFE CYCLE COST BASED CONVERTER DESIGN

The design of any power electronic converter is essentially aiming for a best possible overall compromise of multiple trade-offs which result from couplings between different components concerning stresses and utilization. For example increasing the switching frequency reduces the peak-to-peak flux ripple of magnetic components which typically leads to smaller and/or more efficient components, but also increases the switching losses of the semiconductors. This in turn requires a larger heat sink and which could overcompensate the volume reduction achieved in the magnetic components. Similar trade-offs also exist on the component level, e.g. increasing the number of turns in an inductor decreases the core losses at the expense of increased winding losses. Furthermore even for a given fixed switching frequency multiple combinations of volumes or sizes of the different components can lead to similar power densities and efficiencies. Designing an optimal converter becomes even more challenging if more than a single circuit topology and/or several different core and winding materials are taken into account. Due to these tradeoffs a single optimal converter can typically not be found but rather a range of pareto optimal designs can be calculated which achieve e.g. the highest efficiency for a given power density and vice versa.

These trade-offs can be simplified by introducing a singlevalued objective function such as life cycle cost (LCC). As described in [22] the capital equivalent worth of one watt of continuous dissipation can be used to select components in order to minimize the LCC of that component. Combined with cost models, the switching frequency, semiconductors and magnetic components are selected to achieve minimal life cycle cost for a given service life time assuming continuous operation at rated power as will be shown in the following for the IAF rectifier [23].

Given some basic economic parameters, such as interest and inflation rates, the capital-equivalent worth of a continuously dissipated watt of ac power can be estimated. In 2008 the authors of [22] estimated an average value of \$14 per watt for the US market and 15 years of service life, which implies that up to \$14 could be invested now in order to reduce the equipment's power consumption by one watt over the next 15 years. Although the prices for electric power show a considerable geographical variation (approximately a factor of 5 in the US), the authors conclude that the cost of dissipation significantly overshadows the first cost for telecom power supplies.

A. Semiconductor Technology Comparison

An example calculation for the input voltage selector fullwave rectifier $D_{\bar{k}x}$, $D_{z\bar{k}}$ / $S_{x\bar{k}}$, $S_{\bar{k}z}$ is shown in Fig. 6, where



Fig. 6. Comparison of life cycle cost for different implementations of the diode bridge rectifier $D_{\bar{k}x}$, $D_{z\bar{k}}$ of the IVS with $I_{rms} = 8.1 \text{ A}$, $I_{avg} = 4.6 \text{ A}$ ($P_o = 8 \text{ kW}$) and a capital equivalent worth of EUR 0.12 per kWh [22]. Switching losses are neglected as the IVS commutates at twice the mains frequency only. It can be seen that the significantly higher first cost of a SiC MOSFET is compensated by the reduced conduction losses of the device achieving roughly the same life cycle cost as Si diodes and Si MOSFETs for run times of approximately ten years, assuming continuous operation at rated power.

a capital equivalent worth of $\gamma = EUR 0.12$ per kWh (approximately USD 0.13 at time of publication) is assumed. Neglecting switching losses in the IVS, the device losses can be directly determined from the rms and average currents found by numerical simulation, resulting in $I_{\rm rms} = 8.1$ A and $I_{\rm avg}$ = 4.6A for an 8kW system. Assuming a service life time of 10 years or more, a SiC MOSFET with a high initial cost of approximately EUR 30 and low on state resistance achieves the same or lower life cycle cost than conventional Si diodes with an initial cost of EUR 2.6. The same holds for a parallel connection of two Si MOSFETs with a first cost of approximately EUR 8. Note that all devices are operated far below their thermal limits, e.g. 1.7W of conduction losses result for the SiC MOSFTEs, \approx 4W for the Si diodes and Si MOSFETs while all devices are rated for more than 100W of continuous power dissipation.

B. Semiconductors without Switching Losses

The calculation shown in Fig. 6 is based on a selection of standard semiconductor devices which might not achieve the lowest possible LCC. Using more than one device in parallel reduces the total on-state resistance $R_{ds,on}$ of MOSFETs or the (differential) bulk resistances r_b of diodes which lowers the conduction losses. This reduces the cost of dissipation during system operation, but increases the first cost as more devices are used, which implies that the resulting LCC is a function of the number *n* of devices used in parallel. For a MOSFET, continuously conducting the current I_{rms} for the run time t_r , without switching losses the corresponding LCC Λ can be expressed as

$$\Lambda_{\rm M}(n) = \underbrace{\gamma \ t_{\rm r} \ \frac{R_{\rm ds,on}}{n} \ I_{\rm rms}^2}_{\rm Cost \ of \ Dissipation, \ \Gamma_{\rm M}} \prod_{\rm First \ Cost, \ \Sigma_{\rm M}} \prod_{\rm rest} \prod_{\rm rest}$$

where $\sigma_{\rm M}$ is the cost of a single MOSFET with an onstate resistance $R_{\rm ds,on}$. A plot of the resulting values for $t_{\rm r}$ =10 years,



Fig. 7. First cost, cost of dissipated energy and life cycle cost (LCC) as a function of the number of devices connected in parallel for the rectifier bridge $S_{x\bar{k}}$, $S_{\bar{k}z}$ at nominal operation with $I_{rms} = 8.1A$ ($P_o = 8$ kW). A SiC MOSFET with $R_{ds,on} = 96m\Omega$ and a cost of EUR 7.14 is considered as unit device together with a capital equivalent worth of $\gamma = EUR \ 0.12$ per kWh and a run time of $t_c = 10$ years.

 $R_{\rm ds,on}$ =96m Ω and $\sigma_{\rm M}$ = EUR 7.14 is shown in Fig. 7. For a given $t_{\rm r}$ the optimal number of devices $n_{\rm opt}$, which achieves minimal life cycle cost, can be derived by minimizing (8) with respect to *n* as

$$n_{\rm opt} = \sqrt{\gamma \ t_{\rm r} \ \frac{R_{\rm ds,on}}{\sigma_{\rm M}}} \ I_{\rm rms} , \qquad (9)$$

$$\Gamma_{\rm M,opt} = \Sigma_{\rm M,opt} = \sqrt{\gamma t_{\rm r} R_{\rm ds,on} \sigma_{\rm M}} I_{\rm rms} , \qquad (10)$$

$$\Lambda_{\rm M,opt} = \Gamma_{\rm M,opt} + \Sigma_{\rm M,opt} = 2\sqrt{\gamma t_{\rm r} R_{\rm ds,on} \sigma_{\rm M}} I_{\rm rms} . (11)$$

Note that a certain minimum n_{\min} exists due to the thermal limits of the device and the cooling system as indicated in Fig. 7. However, even for short run times of $t_r \approx 1$ year the optimal *n* is typically larger than n_{\min} .

This optimization can be extended from MOSEFTs to diodes modeled by a constant forward voltage drop $U_{\rm f}$ connected in series with a (differential) bulk resistance $r_{\rm b}$ as

$$\Lambda_{\rm D}(n) = \gamma t_{\rm r} \frac{r_{\rm b}}{n} I_{\rm rms}^2 + \gamma t_{\rm r} U_{\rm f} I_{\rm avg} + \sigma_{\rm M} n .$$
 (12)

In this case $n_{\rm opt}$ does not depend on Uf, however the losses and hence the cost of dissipation Γ increases. An example calculation for different run times is shown in Fig. 8 where a 96m Ω SiC MOSFET and Si diode with $U_{\rm f} = 0.74$ A and $r_{\rm b} =$ 4m Ω are considered as unit elements. For both, MOSFETs and diodes the optimal *n* increases proportional to $\sqrt{t_{\rm r}}$, however for Si diodes the resulting losses show little variation due to $U_{\rm f}$. As the first cost of the considered diode is ≈ 6



Fig. 8. Optimization results for Si Diodes and SiC MOSFETs showing the optimal (lowest LCC) number of parallel devices, resulting device losses, first and life cycle cost as a function of the run time t_r in years. The same parameters as in Fig. 7 are used.

times lower than the MOSFET's the Si diodes achieves lower LCC for small t_r while the SiC MOSFET achieves lower LCC for $t_r \ge 12.5$ years.

C. Device Selection

So far *n* has been assumed as a real number which has to be rounded to the next integer or to the next $R_{ds,on}$ value available from the device manufacturer. This leads to a suboptimal LCC, but it can seen in Fig. 7 that $\Lambda(n)$ is flat around the optimum. If a certain allowed increase α in LCC is assumed, a resulting lower and upper bound (n_1, n_u) for permissible values of *n* can be calculated using (8) as

$$n_{\rm l}(\alpha) = n_{\rm opt} \left(1 + \alpha - \sqrt{(1 + \alpha)^2 - 1} \right) .$$
 (13)

$$n_{\rm u}(\alpha) = n_{\rm opt} \left(1 + \alpha + \sqrt{\left(1 + \alpha\right)^2 - 1} \right) \,. \tag{14}$$

To derive the required granularity of *n* the ratio r_n of n_u and n_1 can be calculated,

$$r_{\rm n}(\alpha) = \frac{n_{\rm u}(\alpha)}{n_{\rm l}(\alpha)} \quad r_{\rm n}(0.1) = 2.43 \quad ,$$
 (15)

which does not depend on any device specific parameters in (8) and results in a value of 2.43 for $\alpha = 0.1$ (also shown in Fig. 7). This implies that the achievable LCC is at most 10% higher than the theoretical optimum if the ratio between two consecutive $R_{ds,on}$ values of the available devices is 2.4 or less.

D. Including Switching Losses

In the derivation (9), which gives the LCC optimal number of device, it was assumed that switching losses can be neglected which is typically not the case for the half bridge S_{xy} , S_{yz} used in the current injection circuit. The calculation can be extended by fitting a second order polynomial to measured hard switching losses (turn-on and turn-off) for the switched voltage,

$$E_{\rm sw}(I_{\rm sw}) \approx E_0 + E_1 I_{\rm sw} + E_2 I_{\rm sw}^2$$
, (16)

where I_{sw} is the switched current. Switching losses measured in [23] for a half bridge of two *C2M0080120* SiC MOSFETs and 600V dc link voltage at various I_{sw} are shown in Fig. 9 together with a second order polynomial fitted by least squares regression. If *n* devices are used in parallel, equal current sharing is assumed and the switching frequency current ripple in the output current can be neglected the total switching losses can then be calculated as

$$E_{\rm sw} \approx n \left[E_0 + E_1 \frac{I_{\rm sw,avg}}{n} + E_2 \left(\frac{I_{\rm sw,rms}}{n} \right)^2 \right] , (17)$$

where $I_{sw, avg}$ and $I_{sw, rms}$ are the average and rms values of the switched current over one mains voltage period. It can be seen that the terms in (17) have the same dependency on n as those in (8) which implies that the optimal number of devices which achieves minimal LCC for a given f_{sw} can be calculated as

$$n_{\rm opt} = \sqrt{\gamma t_{\rm r}} \frac{R_{\rm ds,on} I_{\rm rms}^2 + f_{\rm sw} E_2 I_{\rm sw,rms}^2}{\sigma_{\rm M} + \gamma t_{\rm r} f_{\rm sw} E_0} .$$
(18)

The resulting n_{opt} , first cost \sum_{opt} and LCC Λ_{opt} for the injection switches S_{xy} , S_{yz} are shown as function of the switching frequency f_{sw} in Fig. 10. It can be seen that n_{opt} and therefore \sum_{opt} decrease with f_{sw} while the cost of dissipation Γ increases, mainly due to the switching losses.



Fig. 9. Sum of turn-on and turn-off losses E_{sw} measured in [23] as a function of the switched current I_{sw} for a half bridge of *C2M0080120* SiC MOSFETs with 600V dc link voltage at 25 °C. Additionally a second order polynomial function fitted by least squares regression is shown and the fitted parameters are given in the legend.



Fig. 10. Life cycle cost and optimal number of MOSFETs in parallel nopt for a half bridge built with *C2M0080120* devices for the injection Switches Sxy and Syz with an rms current $I_{\rm rms} = I_{\rm sw, ms} = 4.7$ A and an average switched current of $I_{\rm sw, avg} = 4.1$ A as a function of the switching frequency for $t_r = 10$ years.

E. Magnetic Components

The dimensioning of magnetic components is performed

with a similar algorithm, but unlike for semiconductor devices analytical solutions can typically not be found. For a given f_{sw} the current and voltage stresses created by the converter can be determined and for a selected core material, shape and size the optimal number of turns, which minimizes the sum of core and winding losses, can be determined by numerical optimization methods. Using the losses and cost models for core and winding materials the inductor's LCC is calculated, which allows the selection of an optimal core size achieving minimal LCC for the given f_{sw} and t_r .

F. Optimal Switching Frequency Selection

Once the optimal LCC of semiconductors and magnetic components has been calculated as a function of f_{sw} these can be added in order to select a switching frequency which achieves the lowest total LCC. An example calculation for the injection circuit with the switches S_{xy} , S_{yz} and the inductor L_{inj} is shown in Fig. 11, where it can be seen that the inductor or's first cost \sum_{Linj} and cost of dissipation Γ_{Linj} and hence its LCC decrease with increasing f_{sw} as opposed to the increasing LCC of the semiconductors, resulting in an optimal f_{sw} . A total run time of $t_r = 10$ years is assumed in this example.



Fig. 11. Example showing the selection of a switching frequency f_{sw} which achieves the lowest sum of LCCs for the injection switches S_{xy} , S_{yz} and the corresponding inductor L_{inj} for $t_r = 10$ years, not considering any other components of the rectifier.

G. Global Optimization Algorithm

In a final step the algorithm outlined above can be extended to include the entire rectifier to determine the optimal f_{sw} and all optimal component sizes by minimizing the systems LCC

$$\Lambda_{\rm sys,opt}(t_{\rm r}) = \min_{f_{\rm sw}} \sum_{k} \Lambda_{\rm k,opt}(f_{\rm sw}, t_{\rm r}) .$$
 (19)

The design procedure sweeps over all relevant switching frequencies f_{sw} and considered run times t_r , where for each tupel (f_{sw} , t_r) and all components k (e.g. switches, inductors, etc.) of the system an optimal relative size $n_{k,opt}$ can be determined which achieves minimal LCC $\Lambda_{k,opt}$ for component k. This implies that all components can be designed independently of each other which simplifies the optimization procedure. Once all components have been selected, their

life cycle costs can be summed up which yields the system's LCC for the considered (f_{sw} , t_r) : Once all designs have been calculated the switching frequency achieving lowest overall LCC is selected for each t_r considered in the analysis.

H. Auxiliary Components

The losses, volumes and costs of other components, such as gate drive circuits, DSP/FPGA, capacitors, PCBs, heat sinks, fans, EMI filter, etc have to be considered as well. While their contribution to the overall converter volume, and LCC can be significant, they are almost independent of the design point in the considered application. Therefore these auxiliary components have been considered in the design but were not part of the optimization.

I. Optimization Results

Fig. 12 shows the achievable minimal LCC $\Lambda_{sys,opt}(t_r)$ and the resulting first cost $\sum_{sys,opt}(t_r)$ as a function of run time calculated by the optimization outlined above. It can be seen that the first cost of the optimal systems is less than 30% of the total life cycle cost for a run time of 10 years or more. Furthermore, the LCC is comparable for all three core materials considered in the optimization. Designs using amorphous cores are expected to have slightly higher LCC than systems with nanocrystalline or ferrite cores, which is due to the higher core losses of amorphous materials.



Fig. 12. Minimal achievable LCC and according first cost of optimal converter designs as a function of run time for different inductor core materials. It can be seen that for a run time of ten years, the first cost is < 30% of the total life cycle cost. The optimization results in similar first costs for all three core materials, however the life cycle cost of designs with ferrite and nanocrystalline inductors is slightly lower compared to solutions with amorphous cores.

However, the volumes and switching frequencies of the designed converters differ significantly as shown in Fig. 13; the resulting efficiency as function of t_r is shown in Fig. 14. For short run times (≤ 2 years) converters with high switching frequencies and high power densities achieve minimal LCC as opposed to long run times (≥ 10 years) where designs with approximately half the switching frequency, twice the volume and half the losses result. Furthermore, these results show that very high efficiencies of up to 99% are economically feasible with available state-of-the-art SiC



Fig. 13. Optimization results showing power density, efficiency and switching frequency f_{sw} of designs achieving minimal LCC for different run times and inductor core materials of ICT, L_{ini} and L_0 .



Fig. 14. Calculated efficiencies of life cycle cost optimal converter designs for different run times and core materials.

switches and core materials. Note that three-phase rectifiers based on Si and SiC MOSFETS with slightly lower efficien-

cies have been reported in the literature [24], [25], however without considering cost.

J. Selected Design

Based on the numerical optimization results the design point with $t_r = 10$ years, $f_{sw} = 27$ kHz, a power density of 4.0 kWdm⁻³ and an efficiency of 99% was selected to implement a hardware prototype. *FINEMET* nanocrystalline cores with helical windings (cf. Fig. 15) are used as they achieve considerably higher power density compared to designs based on ferrite. Detailed results of the optimization are shown in Fig. 16: for systems with a run time of 10 years or more, it can be seen that the semiconductors and heat sinks contribute about half of the first cost, life cycle cost and losses, but only about 10% to 20% of the total volume. Furthermore, the auxiliary components, such as PCBs, gate drivers, FPGA/DSP etc. have a significant contribution to both first cost and life cycle cost which implies that they cannot be neglected in the design process.



Fig. 15. Picture of $L_{\rm inj}$ and $L_{\rm o}$, implemented using nanocrystalline C cores and helical windings. A boxed volume of 88 cm³ and 249 cm³ results for the two inductors. The specifications and parameters of the implemented inductors are given in Table II.



Fig. 16. Spline interpolated results of the numerical optimization (markers) for the semiconductors (incl. heatsinks), magnetics and remaining components (e.g. fans, gate drivers, PCBs, DSP/FPGA, capacitors, EMI filter) of the circuit shown in Fig. 4. Nanocrystalline cores with helical windings are used for all magnetic components as they offer the best performance in this case, cf. Fig. 13. Plot (a) shows the optimal LCC $\Lambda(t_i)$, (b) shows the corresponding optimal first cost $\Sigma(t_i)$, (c) the losses occurring in the components and (d) their boxed volume. It can be seen that the semiconductors contribute about half of the first cost and losses and hence the life cycle cost, but only $\approx 10\%$ to 20% of the total converter volume.

IV. HARDWARE PROTOTYPE

Using the optimization results presented in the previous chapter, an 8 kW, prototype IAF rectifier with a switching frequency of $f_{sw} = 27$ kHz, according to the specifications given in Table I, was implemented. A picture of the hardware is shown in Fig. 17 and its main components are listed in Table II.



Fig. 17. Picture of the hardware prototype, measuring 220mm x 118mm x 77mm (8.66 in x 4.65 in x 3.03 in). This results in a power density of 4.0 $kWdm^{-3}$ (65W in⁻³).

TABLE II Components Used in the Hardware Prototype

	L _{inj}	ICT	Lo
Core	F3CC-6.3	F3CC-25	F3CC25
Wire	1 x 4 mm	1 x 6 mm	2.4 x 6 mm
Turns	52	36:36	30
Inductance	750 μH	3 mH	300 μH
Volume	88 cm ³	245 cm^3	249 cm^3
Losses	4.8 W	6.7 W	5.5 W
$S_{x\overline{k}}, S_{\overline{k}x}$	C2M0025120		$P_{\text{loss}} = 1.7 \text{ W}$
$S_{\overline{k}v\overline{k}}$	C2M0080120		$P_{\rm loss} = 0.8 \ {\rm W}$
S _{xy} , S _{yz}	C2M0080120		$P_{\rm loss} = 2.3 \ {\rm W}$
S_{x1}, S_{x2}	C2M0025120		$P_{\rm loss} = 6.3 \text{ W}$
D_{z1}, D_{z2}	C4D40120D		$P_{\rm loss} = 2.7 \ {\rm W}$

A more detailed distribution of the calculated component losses for the implemented prototype at nominal operating conditions and the corresponding component volumes are shown in Fig. 18. About 50% of the total losses occur in the semiconductors. Core and winding losses in the main magnetic components L_o , *ICT* and L_{inj} account for $\approx 22\%$ of the total losses. The remaining 28% occur in the EMI filter, the PCB tracks, and other elements such as fans, gate drivers,





Fig. 18. The calculated distribution of losses for the selected design point at nominal operation is shown in (a), the corresponding component volumes are shown in (b). Category *other* includes fans, gate drivers, FPGA, ADCs, current sensors, auxiliary supply, etc.

FPGA, current sensors etc. Measurement results of the prototype converter are presented in the following.

A. AC Input Currents

In Fig. 19 measurement results of the prototype rectifier operated at full load and nominal input voltage are shown. Sinusoidal input currents with slight distortions at the mains voltage sector boundaries result as expected from simula-



Fig. 19. Measurement results with the converter operating at nominal conditions and full output power, i.e. P = 8 kW, $U_1 = 230 \text{ V}_{\text{rms}}$ and $U_{\text{pn}} = 400 \text{ V}$. Note that phase quantities a and c were measured directly, phase b was recreated numerically as $u_b = -u_a - u_c$ and $i_b = -i_a - i_c$.



Fig. 20. Total harmonic distortion (THD) values of the rectifier's mains input line currents as a function of output power for nominal input and output voltages, measured using a *Yokogawa WT 3000* power analyzer.

tion. The measured total harmonic distortion of the mains input currents as a function of the dc output power is shown in Fig. 20.

B. Efficiency

A comparison of the rectifier's calculated and measured efficiency as a function of dc output power is shown in Fig. 21. The solid lines show the calculated efficiency for 400V and 380V output voltage, while the round and triangular markers show measurements taken with a *Yokogawa WT 3000* power analyzer. Additionally three efficiency measurements were taken based on a direct measurement of the converter's losses using a calorimeter which closely match the values obtained by the electrical measurement.



Fig. 21. Comparison of measured and calculated converter efficiencies for two different dc output voltages U_{pn} . The electrical efficiency measurements were performed with a *Yokogawa WT 3000* power analyzer. For $U_{pn} = 400$ V additional measurements were done using a calorimeter. All measurements were taken at nominal ac input voltage $U_1 = 230$ V_{mms} and an ambient temperature of 30 degrees C.

C. ICT Current Balance

As written in Section II-C unsymmetries in the interleaved



Fig. 22. Measurement of the interleaved buck converter output voltages u_{Dz1} and u_{Dz2} , the ICT currents i_{o1} and i_{o2} and the calculated ICT magnetizing current i_m for converter operation with nominal power at $\omega t \approx 0^\circ$, i.e. at the peak of the six-pulse voltage u_{sz} (cf. Fig. 3) with a peak value of $i_{m,max} = 0.73$ A.

buck converter lead to an unbalance of the ICT currents i_{o1} and i_{o2} which create a dc offset in the ICT's magnetizing current i_m . Measurement results of the buck converter output voltages u_{Dz1} , u_{Dz2} , the ICT currents and the derived magnetizing current are shown in Fig. 22. Note that no active controller was used to balance i_{o1} and i_{o2} , resulting in a peak magnetizing current of 0.73A and average value of 0.42 A. This corresponds to a peak core flux density of \approx 460mT which is far below the core material's saturation flux density of 1.2 T.

D. Conducted EMI

A two stage EMI filter with a reactive power consumption of $\approx 4\%$ of the rectifiers output power rating has been implemented. Its structure is shown in Fig. 23 and the values of all components are listed in Table III. However, a detailed analysis of the filter and of its design process is out of the scope



Fig. 23. Schematic of the implemented EMI filter with two combined CM/ DM filter stages $L_{f,1}$, $C_{f,1}$ and $L_{f,2}$, $C_{f,2}$ at the ac input and an additional CM filter stage L_{cm} , C_{cm} at the dc output. The component values used in the prorotype are listed in Table III.

TABLE III EMI FILTER COMPONENTS

C _{xyz}	4.4 μF	2 x 2.2 µF Epcos B32923, X2 in parallel
$L_{\rm f,1}$	22 μΗ	PQ26/25, 10 turns, 1 x 4mm wire
$C_{\rm f,1}$	2.3 μF	5 x 470 nF Epcos B32922, X2 in parallel
$L_{\rm f,2}$	15 µH	Würth Elektronik 7443641500
$C_{\rm f,2}$	1.4 μF	3 x 470 nF Epcos B32922, X2 in parallel
C_{d}	0.9 µF	2 x 470 nF Epcos B32922, X2 in parallel
$R_{\rm d}$	4.7 Ω	4 x 1W 1218 SMD Thick Film resistors
$C_{\rm PE}$	47 nF	Epcos B3202, Y2, connected to case
$L_{\rm cm}$	$pprox 200 \ \mu H$	Vacuumschmelze W424, 5 turns, 2.5mm wire
$C_{\rm cm}$	130 nF	4 x 33 nF MLCC in parallel



Fig. 24. Measured quasi-peak conducted EMI noise emission and corresponding CISPR11 class B limit for the 150 kHz to 30 MHz range with a bandwith of 9 kHz, measured in 4 kHz steps.

of this paper. Measurement results of the conducted EMI noise spectrum, using the quasi-peak detector, are shown in Fig. 24 together with the CISPR11 class B limit for the 150 kHz to 30MHz range.

V. CONCLUSION

This paper describes a life cycle cost driven optimization process were not only the first cost of a converter, but also the capital equivalent worth of the energy dissipated during the system's service life is considered. This allows the selection of optimal components, such as switches, inductors, transformers, etc., which achieve minimal cost for a given application, run time and switching frequency. By sweeping over a range of suitable switching frequencies a cost optimal converter system can then be found.

As an example an 8kW buck-type three-phase interleaved Integrated Active Filter rectifier for 380V dc distribution systems in data center and telecommunication applications is designed. Using state-of-the-art SiC MOSFETs and nanocrystalline cores a design with a power density of 4kWdm⁻³ and an efficiency of 99% results. Measurement results taken on a hardware prototype verify the validity of the employed models.

However, the cost driven optimization process is not only useful for data center applications with continuous operation, but could also be used in other applications were the system operates only for a relatively short period of time. For example in an on-board charger of a plug-in hybrid vehicle, which is used only once or twice a day for 1 to 2 hours, the first cost. Similarly the cost of weight and volume is expected to have significant impact on power electronic systems in aircraft, where weight has an impact on the vehicle's fuel consumption and hence on the life cycle cost. This is expected to lead to cost optimal systems with a higher switching frequency, higher power density and lower efficiency. In such cases an equivalent first cost, including weight and/or volume and the cost of conversion losses can still be used to compare, optimize and select components, circuit topologies and converter systems achieving minimal life cycle cost.

ACKNOWLEDGMENT

The authors would like to thank ABB Switzerland Ltd. for the funding and for their support regarding many aspects of this research project. Furthermore we would like to thank Ms. A. Kengunte for her help in the design, assembling and commissioning of the hardware prototype.

References

- R. Hintemann, and K. Fichter, "Energy consumption and quantities of materials in german data centers," in *Proc. of Electronics Goes Green(EGG)*, Sept. 2012, pp. 1-6.
- [2] R. Brown, E. Masanet, B. Nordman, W. Tschudi, A. Shehabi, J. Stanley, J. Koomey, D. Sartor, P. Chan, J. Loper, S. Capana, B. Hedman, R. Duff, E. Haines, D. Sass, and A. Fanara, "Report to congress on server and data center energy efficiency: Public law 109-431, LBNL-363E," Lawrence Berkeley National Laboratory, Berkeley,

California, Tech. Rep., 2007.

- [3] A. Shehabi, S. Smith, D. Sartor, R. Brown, M. Herrlin, J. Koomey, E. Masanet, N. Horner, I. Azevedo, and W. Lintner, "United States data center energy usage report," Lawrence Berkeley National Laboratory, Berkeley, California, Tech. Rep. LBNL-1005775, 2016.
- [4] A. Pratt, P. Kumar, and T. V. Aldridge, "Evaluation of 400V DC distribution in Telco and data centers to improve energy efficiency," in *Proc. of International Telecommunications Energy Conference* (INTELEC), Sept. 2007, pp. 32-39.
- [5] G. AlLee, and W. Tschudi, "Edison Redux: 380 Vdc brings reliability and efficiency to sustainable data centers," *IEEE Power and Ener*gy Magazine, vol. 10, no. 6, pp. 50-59, Nov. 2012.
- [6] D. E. Geary, D. P. Mohr, D. Owen, M. Salato, and B. J. Sonnenberg, "380V DC eco-system development: Present status and future challenges," in *Proc. of International Telecommunications Energy Conference (INTELEC)*, Oct. 2013, pp. 1-6.
- [7] ETSI, "Environmental Engineering (EE); Power supply interface at the input to telecommunications and datacom (ICT) equipment; Part 3: Operated by rectified current source, alternating current source or direct current source up to 400 V; Sub-part 1: Direct current source up to 400V," *EN 300 132-3-1*, Feb. 2012.
- [8] T. Soeiro, T. Friedli, and J. W. Kolar, "Three-Phase High Power Factor Mains Interface Concepts for Electric Vehicle Battery Charging Systems," in *Proc. of Applied Power Electronics Conference and Exposition (APEC)*, Feb. 2012, pp. 2603-2610.
- [9] T. B. Soeiro, F. Vancu, and J. W. Kolar, "Hybrid active third-harmonic current injection mains interface concept for DC distribution systems," *IEEE Transactions on Power Electronics*, vol. 28, no. 1, pp. 7-13, Jan. 2013.
- [10] J. W. Kolar, and T. Friedli, "The essence of three-phase PFC rectifier systems - Part I," *IEEE Transactions on Power Electronics*, vol. 28, no. 1, pp. 176-198, Jan. 2013.
- [11] B. Guo, F. Wang, and E. Aeloiza, "A novel three-Phase current source rectifier with delta-type input connection to reduce the device conduction loss," *IEEE Transactions on Power Electronics*, vol. 31, no. 2, pp. 1074-1084, Feb. 2016.
- [12] S. Zhao, J. M. Molina, M. Silva, J. A. Oliver, P. Alou, J. Torres, F. Arévalo, O. García, and J. A. Cobos, "Design of energy control method for three-phase buck-type rectifier with very demanding load steps to achieve smooth input currents," *IEEE Transactions on Power Electronics*, vol. 31, no. 4, pp. 3217-3226, Apr. 2016.
- [13] M. Jantsch, and C. W. G. Verhoeve, "Inverters with three-phase output and without electrolyte capacitor for improved lifetime, efficiency and costs of grid connected systems," in *Proc. of 14th European Photovoltaic Solar Energy Conference*, Jun. 1997.
- [14] H. Yoo, and S. Sul, "A novel approach to reduce line harmonic current for a three-phase diode rectifier-fed electrolytic capacitorless inverter," in *Proc. of Applied Power Electronics Conference and Exposition (APEC)*, Feb. 2009, pp. 1897-1903.
- [15] L. Schrittwieser, J. W. Kolar, and T. B. Soeiro, "99% efficient threephase buck-type SiC MOSFET PFC rectifier minimizing life cycle cost in DC data centers," in *Proc. of IEEE International Telecommunications Energy Conference (INTELEC)*, Oct. 2016, pp. 1-8.
- [16] "Novel SWISS rectifier modulation scheme preventing input current distortions at sector boundaries," *IEEE Transactions on Power Electronics*, 2016, to be published.
- [17] M. Hirakawa, Y. Watanabe, M. Nagano, K. Andoh, S. Nakatomi, S. Hashino, and T. Shimizu, "High power DC/DC converter using extreme close-coupled inductors aimed for electric vehicles," in *Proc. of International Power Electronics Conference (IPEC)*, Jun. 2010, pp. 2941-2948.
- [18] F. Forest, E. Labouré, T. A. Meynard, and V. Smet, "Design and comparison of inductors and intercell transformers for filtering of PWM inverter output," *IEEE Transactions on Power Electronics*, vol. 24, no. 3, pp. 812-821, Mar. 2009.
- [19] B. Cougo, T. Friedli, D. O. Boillat, and J. W. Kolar, "Comparative evaluation of individual and coupled inductor arrangements for input filters of PV inverter systems," in *Proc. of International Conference* on Integrated Power Electronics Systems (CIPS), Mar. 2012, pp. 1-8.
- [20] S. Utz, and J. Pforr, "Current-balancing controller requirements of automotive multi-phase converters with coupled inductors," in *Proc.*

of Energy Conversion Congress and Exposition (ECCE), Sep. 2012, pp. 372-379.

- [21] D. O. Boillat, and J. W. Kolar, "Modeling and experimental analysis of a coupling inductor employed in a high performance AC power source," in *Proc. of Renewable Energy Research and Applications* (ICRERA), Nov. 2012, pp. 1-18.
- [22] M. E. Jacobs, "Worth of a watt: The new economics and technologies," in Proc. of International Telecommunications Energy Conference (INTELEC), Sept. 2008, pp. 1-7.
- [23] R. M. Burkart, and J. W. Kolar, "Comparative life cycle cost analysis of si and SiC PV converter systems based on advanced η-ρ-σ multiobjective optimization techniques," *IEEE Transactions on Power Electronics*, vol. 32, no. 6, pp. 4344-4358, Jun. 2017.
- [24] A. Stupar, T. Friedli, J. Miniböck, and J. W. Kolar, "Towards a 99% efficient three-phase buck-type PFC rectifier for 400-V DC distribution systems," *IEEE Transactions on Power Electronics*, vol. 27, no. 4, pp. 1732-1744, Apr. 2012.
- [25] F. Xu, B. Guo, L. M. Tolbert, F. Wang, and B. J. Blalock, "An all-SiC three-phase buck rectifier for high-efficiency data center power supplies," *IEEE Transactions on Industry Applications*, vol. 49, no. 6, pp. 2662-2673, Nov. 2013.



Lukas Schrittwieser received the M.Sc. degree in electrical engineering from the Swiss Federal Institute of Technology (ETH Zurich), Zurich, Switzerland, in 2014. He is currently working toward the Ph.D. degree at the Power Electronic Systems Laboratory, ETH, focusing on efficient three-phase buck-type PWM rectifiers for data centers, battery charging and dc distribution systems. His research interests include efficient converter systems, applications of wide bandgap semiconductor devices

and measurement technologies.



Johann W. Kolar is a Fellow of the IEEE and has received his M.Sc. degree in Industrial Electronics and Control Engineering and his Ph.D. degree in Electrical Engineering (summa cum laude) from the Vienna University of Technology, Austria. Since 1984 he has been working as an independent researcher and international consultant in close collaboration with the Vienna University of Technology, in the fields of power electronics, industrial electronics and high performance drives. He was

appointed Assoc. Professor and Head of the Power Electronic Systems Laboratory at the Swiss Federal Institute of Technology (ETH) Zurich on Feb. 1, 2001, and was promoted to the rank of Full Prof. in 2004. He has proposed numerous novel PWM converter topologies (e.g. the VIENNA Rectifier, Sparse Matrix Converter, and SWISS Rectifier), and modulation and control concepts and has supervised over 60 Ph.D. students. He has published over 750 scientific papers in international journals and conference proceedings, 3 book chapters, and has filed more than 140 patents. He has presented over 20 educational seminars at leading international conferences, has served as IEEE PELS Distinguished Lecturer from 2012 through 2016, and has received 25 IEEE Transactions and Conference Prize Paper Awards, the 2014 IEEE Power Electronics Society R. David Middlebrook Achievement Award, the 2014 SEMIKRON Innovation Award, the 2016 IEEE William E. Newell Power Electronics Award, the 2016 IEEE PEMC Council Award, and the ETH Zurich Golden Owl Award for excellence in teaching. He has initiated and/or is the founder of 4 ETH Spin-off companies. The focus of his current research is on ultra-compact and ultra-efficient SiC and GaN converter systems, wireless power transfer, Solid-State Transformers, Power Supplies on Chip, as well as ultra-high speed and ultra-light weight drives, bearingless motors, and energy harvesting.



Thiago Batista Soeiro received the B.S. (Hons.) and M.S. degrees in electrical engineering from the Federal University of Santa Catarina, Florianopolis, Brazil, in 2004 and 2007, respectively, and the Ph.D. degree from the Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland, in 2012.

During the Master and Ph.D. studies, he was a Visiting Scholar at the Power Electronics and Energy Research Group, Concordia University, Mon-

treal, Canada, and at the Center for Power Electronics Systems, Blacksburg, USA, respectively. From 2012 to 2013, he was a Researcher at the Power Electronics Institute (INEP), Federal University of Santa Catarina (UFSC), Florianpolis, Brazil. He is currently with the Corporate Research of ABB Switzerland. He has received the "2013 IEEE IES Best Conference Paper Award", and the best paper awards in the following IEEE conferences: ECCE Asia 2011, ICIT 2013, and ECCE Europe 2015. His research interests include power factor correction techniques and advanced power converters.