# A 16.6 $\mu W$ 3.12 MHz RC relaxation oscillator with 160.3 dBc/Hz FOM

Zhou, Wei; Goh, Wang Ling; Cheong, Jia Hao; Gao, Yuan

2018

Zhou, W., Goh, W. L., Cheong, J. H., & Gao, Y. (2018). A 16.6 μW 3.12 MHz RC relaxation oscillator with 160.3 dBc/Hz FOM. IEEE International Symposium on Circuits and Systems (ISCAS), 1-5. doi:10.1109/ISCAS.2018.8350902

## https://hdl.handle.net/10356/137295

## https://doi.org/10.1109/ISCAS.2018.8350902

© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: https://doi.org/10.1109/ISCAS.2018.8350902.

Downloaded on 27 Aug 2022 13:41:27 SGT

## A 16.6 µW 3.12 MHz *RC* Relaxation Oscillator with 160.3 dBc/Hz FOM

Wei Zhou<sup>\*†</sup>, Wang Ling Goh<sup>\*</sup>, Jia Hao Cheong<sup>†</sup>, Yuan Gao<sup>†</sup>

\*VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore \*Institute of Microelectronics, Agency for Science, Technology and Research (A\*STAR), Singapore

Abstract—This paper presents a new RC relaxation oscillator for biomedical sensor interface circuit. A novel switch-capacitor based RC charging/discharging circuit is proposed to effectively improve the oscillator phase noise and power performance. The inverter-based comparator with replica biasing is employed and optimized to enhance the phase noise performance and to lower output dependence on the supply voltage variation. The oscillator's temperature insensitivity is also improved by resistor temperature compensation. The prototype RC relaxation oscillator circuit is designed in a commercial 65nm CMOS process. The post-layout simulation results showed 3.12 MHz output frequency, -112dBc/Hz phase noise at 100 kHz offset, and 16.6 µW power consumption under 1 V supply voltage. The frequency variation is ±0.294%/V for supply within 1 V to 1.6 V, and 11.31 ppm/°C for temperature across -40°C to 100°C. The overall circuit performance is compared favorably to the state-of-art designs, with an outstanding Figure of Merit (FOM) of 160.03 dBc/Hz at 100 kHz.

Keywords—RC relaxation oscillator; low phase noise; high FOM; switch-capacitor; capacitor stacking

#### I. INTRODUCTION

The *RC* relaxation oscillator has become a topic of interest for System-On-Chip in recent years. While it can be implemented as an on-chip clock/timing signal generator [1] [2], it can also be used as the frontend of wearable biomedical sensor system [3]. The *RC* relaxation oscillator provides a direct conversion from sensor's resistance or capacitance value to frequency for easy digitization [3]. As the frontend of the readout circuit, the *RC* relaxation oscillator should achieve reliable conversion result, which translates to design challenges of low output phase noise, low power consumption, and low frequency sensitivity to the supply and temperature variation.

Many *RC* relaxation oscillators had been reported to meet these design challenges. To improve the oscillator output phase noise performance, a voltage swing boosting technique is proposed in [4] to achieve outstanding phase noise performance. An anti-jitter technique by subtracting a fixed charge packet to remove the comparator noise is designed in [5] to achieve excellent phase noise performance too. However, the trade-off for good phase noise is the additional power consumption, either from having high voltage swing or deploying low noise output comparator. Meanwhile, the supply variation alters circuit delay, so does the oscillation frequency. To compensate this, oscillators with voltage averaging feedback (VAF) circuit [6] [7] are



Figure 1: Classic RC relaxation oscillator with its timing diagram

proposed to adjust the comparator switching threshold based on the actual circuit delay to lock the overall circuit delay. This feedback method effectively reduces the frequency variation with supply but compromises the phase noise and power performance. In addition, temperature variation causes changes in parameters such as RC value, switches matrix, comparator offset and comparator delay [8], resulting in frequency variation with temperature. To compensate this, temperature insensitive MIM capacitor together with temperature compensated resistor are implemented in [4][9][10]. [8] further proposed an optimized switch matrix and comparator offset cancellation with constant bandwidth comparator to effectively remove the temperature dependent factors from output frequency.

In this work, a novel on-chip *RC* relaxation oscillator is proposed. Phase noise performance is ensured via the switchcapacitor-based voltage stacking method, while the frequency variation with supply and temperature is reduced by employing the inverter-based comparator with replica biasing and the resistor temperature compensation technique. The total power consumption is also reduced through the novel *RC* charging/discharging circuit and by eliminating comparator static power.

This paper is organized as follows. Section II presents the system architecture of the classic design and the proposed design while Section III provides details of the proposed design. Post-simulation results of the proposed design are presented in Section IV and this work is concluded in Section V.

#### II. RC RELAXATION OSCILLATOR SYSTEM ARCHITECTURE

#### A. Architecture of the Classic Design

The classic *RC* relaxation oscillator is illustrated in Fig. 1. The oscillation is achieved by charging/discharging timing capacitors  $C_1$  and  $C_2$  alternatively using the constant current

This work is funded by A\*STAR (Agency for Science, Technology and Research) BMRC (Biomedical Research Council), Singapore under the grant no. IAF311022.



source *I*. The slope of the timing waveform is fixed by this constant current source. [11] [12] show that the phase noise is inversely related to the slope and directly related to the noise source in series with timing capacitor. Therefore, for better phase noise performance, the classic design needs a large current source which increases the power consumption. On the other hand, the constant current source introduces additional noise source in series with timing capacitors, which is undesirable.

#### B. Architecture of the Proposed Design

To improve the performance of the classic design, a new *RC* relaxation oscillator is proposed. The architecture of proposed *RC* relaxation oscillator and timing diagram are shown in Fig. 2 and Fig. 3, respectively. The proposed design consists of a novel *RC* charging/discharging circuit, an inverter-based comparator with replica biasing, a *SR* latch and some logic buffers.

The basic operation of the proposed design is described as follows. Setting the initial state of  $V_- = V_{DD}$  and  $V_+ = GND$ , the inverter-based comparator and logic gates give  $V_S = V_{DD}$  and  $V_R$ = GND, which triggers the SR latch to output  $Q = V_{DD}$  and QB= GND. These two complimentary signals set the switch matrix of the RC charging/discharging block to that shown in Fig. 2. With this switch configuration, capacitor  $C_{11}$  and  $C_{12}$  are connected in parallel for charging, pushing  $V_+$  to  $V_{DD}$ , while capacitor  $C_{21}$  and  $C_{22}$  are stacked together in series, pushing  $V_$ to  $2V_{DD}$  as  $C_{21}$  and  $C_{22}$  are both charged to  $V_{DD}$  before stacking. The stacked  $C_{21}$  and  $C_{22}$  are then discharged immediately via resistor R toward the ground, pulling V- down from  $2V_{DD}$ .

When  $V_{-}$  drops to the comparator switching point  $V_{SW}$ , comparator output  $V_{o2}$  starts to increase. The increasing  $V_{o2}$  turns on switch  $S_2$  when it is about to trigger the next logic toggling. This further steepens the discharging slope of  $V_{-}$  by pulling  $V_{-}$  to the ground directly and thus, enhances the oscillator overall phase noise performance. The faster decrease of V- also causes a faster increase of  $V_{o2}$ , which crosses the following logic gates with a steeper edge after a negligible time delay. Therefore,  $V_R$ is set to  $V_{DD}$  while  $V_S$  is kept at GND as  $V_+ = V_{DD}$ . As a result, the SR latch toggles its outputs Q and QB. The new states of Qswitch matrix and reconfigure the in QВ RC charging/discharging block, stacking  $C_{11}$  and  $C_{12}$  together while re-charging the paralleled  $C_{21}$  and  $C_{22}$  to  $V_{DD}$ . The whole process



Figure 3: Timing diagram of proposed *RC* relaxation oscillator



Figure 4: (a) *RC* network during charging phase (b) *RC* network during discharging phase

iterates, resulting in a 50%-duty-cycle square wave outputs at Q and QB with a theoretical frequency of

$$f_{osc} = \frac{1}{-2RC_{eq}\ln(0.5k)} \tag{1}$$

where  $C_{eq} = (C_{11}C_{12})/(C_{11}+C_{12}) = (C_{21}C_{22})/(C_{21}+C_{22})$  and  $k = V_{SW}/V_{DD}$ . As the comparator is inverter-based,  $V_{SW}$  is designed to be  $0.5V_{DD}$  by selecting proper aspect ratio for input transistors. Therefore, k is theoretically independent of  $V_{DD}$ . However,  $f_{osc}$  will still vary with  $V_{DD}$  due to the supply-dependent comparator delay and logic stage delay, with the comparator delay being the dominant factor based on simulation. To compensate this, suitably large input transistors are chosen for the comparator to minimize the delay effect on  $f_{osc}$ .

The proposed architecture has the following advantages. The stacked capacitors boost the voltage swing and increase the waveform slope at  $V_+$  and  $V_-$  for a better phase noise performance. The proper combination of capacitance in RC block cuts down the power consumption. On the other hand, the inverter-based comparator with replica biasing improves the phase noise performance by having a small input-referred noise and at the same time, enhances the frequency insensitivity to supply voltage changes. More details are provided in the following section.

#### III. MAIN CIRCUIT BLOCKS OF THE PROPOSED RC RELAXATION OSCILLATOR

#### A. The Switch-Cap based RC Charging/Discharging Circuit

During the charging phase, the *RC* network is connected as that shown in Fig. 4(a). The total charging capacitance  $C_p = CI+C2$  and both capacitors are charged to  $V_{DD}$ . During the



Figure 5: Inverter-based Comparator with replica biasing circuit

discharging phase, as shown in Fig. 4(b), the total discharging capacitance  $C_S = (C1C2)/(C1+C2)$ , and  $V_S = 2V_{DD}$  initially.  $C_S$  then discharges via resister R, and  $V_S$  starts to drop until it crosses the comparator's switching threshold  $V_{SW}$  to initiate another round of toggling.

The proposed RC charging/discharging circuit replaces the constant charging/discharging current source by a passive resistor R. Although both current source and resistor add current noise directly to the discharging waveform, with the same amount of discharging current, it is shown that the passive resistor introduces less noise power as compare to the transistor current source[13], and therefore improves the circuit output phase noise performance.

On the other hand, the proposed *RC* circuit optimizes the power consumption by making use of charge sharing between two capacitors. Referring to Fig. 4(b), comparator switches when  $V_S = 0.5V_{DD}$ , and at this point, since charges at  $V_m$  conserved,  $V_m$  is derived as

$$V_m = (1.5x - 0.5) V_{DD}$$
(2)

where x = C2/(C1+C2). Without changing the value of  $C_p$ , the power consumption will then depend on how many chargers need to be re-pumped into C1 and C2 after discharging, or during the charging phase. This will essentially be decided by the values of CI and C2. Using (2), the additional charges to be added to C1 and C2 after discharging phase can be estimated and suitable values of capacitors can be determined to reduce the power. The proposed circuit uses C1 = 0.1(C1+C2) and C2 =0.9(C1+C2). It can be calculated that the total discharging capacitance for this 10%-90% case is  $2.78 \times$  smaller than that in the 50%-50% case, which will result in a different output frequency. Therefore, for comparison purpose, the power to frequency ratio is computed. Based on the schematic simulation, the ratio for the 10%-90% case is 2.144  $\mu$ W/MHz and for the 50%-50% case, it is 4.082 µW/MHz, ceteris paribus, which verifies that the capacitor combination can be optimized to improve the power efficiency.

Furthermore, to compensate the temperature dependency of the resistor, both HR poly and N+ diffusion resistors are used. Based on simulation, the resistance variation of HR poly resistor and N+ diffusion resistor is -0.037%/°C and 0.123%/°C, respectively, for temperature range of -45°C to 125°C. The



resistive temperature compensation is achieved by combining them to minimize the 1<sup>st</sup> order temperature dependency of the frequency on resistor.

#### B. The Inverter-based Comparator with Replica Biasing

Instead of employing the conventional differential-pair comparator, an inverter-based comparator with replica biasing, similar to [4], is adopted in this design as shown in Fig. 5. It consists of a replica biasing circuitry and a comparator core.

As the comparator core is inverter-based, it only turns on when the input is near the comparator switching point. Therefore, the static power consumption is eliminated, and the input transistors can thus be scaled up for a smaller comparator delay without having too much penalty on the power consumption. Meanwhile, with larger transistor sizes, the transistor flicker noise, which is referred back to the comparator input, is reduced too. On the other hand, as the inverter-based input pair has a larger  $g_m$  than that of the single transistor input pair, the comparator input-referred noise is reduced. Moreover, to further compensate the comparator delay variation with  $V_{DD}$ , the replica biasing circuit with feedback amplifier [14] is deployed to regulate the comparator current under different  $V_{DD}$ , thus reduces the output  $f_{osc}$  dependence on  $V_{DD}$ .

#### IV. POST-LAYOUT SIMULATION RESULTS

The proposed circuit has been designed and simulated in a standard commercial 65 nm CMOS process. The chip layout is shown in Fig. 6. Under typical condition of 1 V supply and  $27^{\circ}$ C, the entire circuit consumes an average power of 16.6  $\mu$ W and the nominal output frequency is 3.12 MHz.

Year	2008 [5]	2009 [16]	2010 [15]	2013 [7]	2016 [8]	2016 [4]	This work
Technique	Switch-cap	Auto-zeroing	Feedback +chopped Amplifier	Feedback +chopping FLL	Offset cancellation	Swing-boosting	Stacked capacitor
Technology	65nm	0.13um	65nm	65nm	65nm	0.18um	65nm
Power (µW)	91/~3600	38	100	98.4	0.13	219.8	16.6
Chip area (mm <sup>2</sup> )	0.03	0.073	0.02	0.01	0.032	0.015	0.055
Frequency (MHz)	12.5	3.2	6	12.6	0.0185	10.5	3.12
Supply (V)	1.3	1.4	1.25	1.1	1	1.4	1
Frequency Variation with V <sub>DD</sub> (%/V)	N.A.	± 0.4 @1.4 - 1.6V	± 0.26 @1.15 - 1.35V	± 0.07 @ 1.1 - 1.5V	$\pm 0.2 \text{ to} \pm 2.5$ @ 0.95 - 1.05V	± 0.44 @ 1.4 - 2V	± 0.294 @ 1 - 1.6V
Temp. Range (°C)	N.A.	20 to 60	-40 to 125	0 to 80	-40 to 90	-40 to 125	-40 to 100
Frequency Variation with Temp. (ppm/°C)	N.A.	125	24	205	27.7 to 42.3 <sup>a</sup>	137	11.31
FOM (dBc/Hz)	162 @100kHz	132 @10kHz	137.6 @1kHz	152.6 @100kHz	N.A.	162.1 @100kHz	160.03 @100kHz

 TABLE I.
 PERFORMANCE COMPARISON



The phase noise performance of oscillator output is shown in Fig. 7. At 100 kHz offset frequency, the simulated phase noise value is 112.2 dBc/Hz. The oscillator output FOM is calculated as

$$FOM = 10 \log \left[ L(f_{-2}) \cdot \left( \frac{f_{-2}}{f_{osc}} \right)^2 \cdot \left( \frac{P_{total}}{1mW} \right) \right].$$
 (3)

Using (3), the FOM for the proposed circuit is 160.03 dBc/Hz, which is favorably comparable to the benchmark value of 162.1 dBc/Hz.

The output frequency variation with respect to supply voltage is shown in Fig. 8. For a range of 1 V to 1.6 V, the output frequency variation is calculated as  $\pm 0.294\%/V$ , which is closed to the performance of [15]. The output frequency variation with temperature is shown in Fig. 9. The frequency variation for temperature range of -40°C to 100°C is 11.31 ppm/°C.

<sup>a</sup> Calculated from original reported data of  $\pm 0.18\%$  to  $\pm 0.55\%$ 



Figure 9: Frequency variation with temperature of proposed circuit

The performance of the proposed circuit and state-of-arts are summarized in Table 1. Compared to circuit in [4] with similar swing boosting idea, our circuit consumes  $10 \times$  less power while oscillating at  $4 \times$  smaller frequency. Furthermore, the frequency variation with supply and temperature is also closed to some conventional designs which trade off more phase noise performance and power consumption.

#### V. CONCLUSION

In this work, an *RC* relaxation oscillator with novel *RC* charging/discharging circuit and inverter-based comparator with replica biasing is proposed for biomedical sensor readout application. It achieves an overall good performance in post-layout simulation with 160.03 dBc/Hz FOM,  $\pm$  0.294%/V frequency variation for supply between 1 V to 1.6 V, and 11.31 ppm/°C frequency variation for a temperature range of -40°C to 100°C.

#### References

- S. Jeong, I. Lee, D. Blaauw and D. Sylvester, "A 5.8 nW CMOS Wake-Up Timer for Ultra-Low-Power Wireless Applications," in *IEEE Journal* of Solid-State Circuits, vol. 50, no. 8, pp. 1754-1763, Aug. 2015.J. Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, 1892, pp.68-73.
- [2] M. Choi, T. Jang, S. Bang, Y. Shi, D. Blaauw and D. Sylvester, "A 110 nW Resistive Frequency Locked On-Chip Oscillator with 34.3 ppm/°C Temperature Stability for System-on-Chip Designs," in *IEEE Journal of Solid-State Circuits*, vol. 51, no. 9, pp. 2106-2118, Sept. 2016.
- [3] A. K. George, J. Lee, Z. H. Kong and M. Je, "A 0.8 V Supply- and Temperature-Insensitive Capacitance-to-Digital Converter in 0.18μm CMOS," in *IEEE Sensors Journal*, vol. 16, no. 13, pp. 5354-5364, July 2016.
- [4] J. Lee, A. George and M. Je, "A 1.4V 10.5MHz swing-boosted differential relaxation oscillator with 162.1dBc/Hz FOM and 9.86ps<sub>rms</sub> period jitter in 0.18μm CMOS," 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 106-108.
- [5] P. F. J. Geraedts, E. van Tuijl, E. A. M. Klumperink, G. J. M. Wienk and B. Nauta, "A 90μW 12MHz Relaxation Oscillator with a -162dB FOM," 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2008, pp. 348-618.
- [6] Y. Tokunaga, S. Sakiyama, A. Matsumoto and S. Dosho, "An On-Chip CMOS Relaxation Oscillator With Voltage Averaging Feedback," in *IEEE Journal of Solid-State Circuits*, vol. 45, no. 6, pp. 1150-1158, June 2010.
- [7] Y. Cao, P. Leroux, W. D. Cock and M. Steyaert, "A 63,000 Q-factor relaxation oscillator with switched-capacitor integrated error feedback," 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, 2013, pp. 186-187.

- [8] A. Paidimarri, D. Griffith, A. Wang, G. Burra and A. P. Chandrakasan, "An RC Oscillator With Comparator Offset Cancellation," in *IEEE Journal of Solid-State Circuits*, vol. 51, no. 8, pp. 1866-1877, Aug. 2016.
- [9] J. Wang, W. L. Goh, X. Liu and J. Zhou, "A 12.77-MHz 31 ppm/°C On-Chip RC Relaxation Oscillator With Digital Compensation Technique," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 63, no. 11, pp. 1816-1824, Nov. 2016.
- [10] K. J. Hsiao, "A 32.4 ppm/°C 3.2-1.6V self-chopped relaxation oscillator with adaptive supply generation," 2012 Symposium on VLSI Circuits (VLSIC), Honolulu, HI, 2012, pp. 14-15.
- [11] A. A. Abidi and R. G. Meyer, "Noise in relaxation oscillators," in *IEEE Journal of Solid-State Circuits*, vol. 18, no. 6, pp. 794-802, Dec 1983.
- [12] A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," in *IEEE Journal of Solid-State Circuits*, vol. 33, no. 2, pp. 179-194, Feb 1998.
- [13] P. F. Geraedts, E. A. Tuijl, E. A. Klumperink, G. J. Wienk, and B. Nauta, "Towards minimum achievable phase noise of relaxation oscillators," *Int. J. Circuit Theory Applicat.*, vol. 42, no. 3, pp. 238–257, 2014.
- [14] J. G. Maneatis and M. A. Horowitz, "Precise delay generation using coupled oscillators," in *IEEE Journal of Solid-State Circuits*, vol. 28, no. 12, pp. 1273-1282, Dec 1993.
- [15] Y. Tokunaga, S. Sakiyama and S. Dosho, "An over 20,000 quality factor on-chip relaxation oscillator using Power Averaging Feedback with a Chopped Amplifier," 2010 Symposium on VLSI Circuits, Honolulu, HI, 2010, pp. 111-112.
- [16] K. Choe, O. D. Bernal, D. Nuttman and M. Je, "A Precision Relax- ation Oscillator with a Self-Clocked Offset-Cancellation Scheme for Implantable Biomedical SoCs", *ISSCC Dig. Tech. Papers*, pp. 402-403, Feb. 2009.