

A 4Gb/s/ch 356fJ/b 10mm Equalized On-chip Interconnect with Nonlinear Charge-Injecting Transmit Filter and Transimpedance Receiver in 90nm CMOS Technology




Byungsub Kim

Vladimir Stojanović

Massachusetts Institute of Technology


Application

Flattened Butterfly NoC
of 64 core processor




- Long distance interconnect for NoC of many-core processor
- Equalizer benefit
 - Better energy efficiency
 - Lower latency

Overall link architecture



- 3-tap Nonlinear Charge-Injecting Feed Forward Equalizer (FFE) improves driver power efficiency.
- Trans-impedance Amplifier (TIA) before 1-tap DFE improves the bandwidth-power-amplitude trade-off.

Power lost in linear analog subtraction




Analog FFE

$D_0D_1D_2$	FFE sum	IT+
1 1 1	$w_0+w_1+w_2$	I_0
1 1 0	$w_0+w_1-w_2$	$-I_1$
1 0 1	$w_0-w_1+w_2$	$I_0+I_1+I_2$
1 0 0	$w_0-w_1-w_2$	I_2
0 1 1	$-w_0+w_1+w_2$	$-I_2$
0 1 0	$-w_0+w_1-w_2$	$-(I_0+I_1+I_2)$
0 0 1	$-w_0-w_1+w_2$	I_1
0 0 0	$-w_0-w_1-w_2$	$-I_0$

- Linear analog subtraction wastes current
 - $I_{sup}=|w_0|+|w_1|+|w_2|=I_0+I_1+I_2$, $w_1 < 0$
 - $I_{sig}=-w_0+w_1+w_2=-I_2$, $w_1 < 0$

Charge Injecting FFE




Charge injection FFE

$D_0D_1D_2$	FFE sum	IT+
1 1 1	$w_0+w_1+w_2$	I_0
1 1 0	$w_0+w_1-w_2$	$-I_1$
1 0 1	$w_0-w_1+w_2$	$I_0+I_1+I_2$
1 0 0	$w_0-w_1-w_2$	I_2
0 1 1	$-w_0+w_1+w_2$	$-I_2$
0 1 0	$-w_0+w_1-w_2$	$-(I_0+I_1+I_2)$
0 0 1	$-w_0-w_1+w_2$	I_1
0 0 0	$-w_0-w_1-w_2$	$-I_0$


- Avoid linear analog subtraction → linearity issue
 - $I_{sup} = |-w_0 + w_1 + w_2| = I_2, \quad w_1 < 0$
 - $I_{sig} = -w_0 + w_1 + w_2 = -I_2, \quad w_1 < 0$

Tx architecture




- Strong driver: Large current (I_1 , I_2 , $I_1 + I_2$) at data transition (AC) → channel attenuation relieves current resolution requirement (3-5bit)
- Weak driver: Small current (I_0) at static level (DC). → accurate control of current resolution required (3-5bit)

Tx architecture detail





Nonlinearity compensation concept



- Non-linear CI FFE driver
- Pre-distorted FFE coefficients in decoding block



Tx control and nonlinearity compensation

- 0001000





Tx control and nonlinearity compensation

- 0001000




Tx control and nonlinearity compensation




- 0001000



State diagram and decoding block





Receiver's termination trade off




- Current mode (CM) : small R :
A.P. Jose, VLSI'05
- Voltage mode (VM) : large R :
E. Mensink ISSCC'07

Trade-off of trans-impedance amplifier (TIA)




- TIA achieves high bandwidth, small static power, large amplitude simultaneously.
 - 50% static current, 150% voltage amplitude for the same bandwidth

Chip Infrastructure for *in-situ* characterization




Eye diagram (4Gb/s/ch, 2Gb/s/um)



- 98mVdpp vertical
- 50%UI horizontal
- First measured *in-situ*
 - Sweep threshold
 - Sweep receiver delay
- FFE: only
- DFE: not necessary

Chip die photo



- 1mm x 1mm
- 90nm CMOS
- Tx core : 70um x 16um
- Rx core : 40um x 16um

Comparison to relevant work

	This work		Mensink ISSCC07	Repeater Kim ICCAD07	
Data rate	4Gb/s/ch		2Gb/s/ch	4Gb/s/ch	
Data rate density	2Gb/s/ μm		1.1628Gb/s/ μm	2Gb/s/ μm	
Channel length	1cm		1cm	1cm	
Vertical Eye	98mV		N/A	rail-to-rail	
Horizontal Eye	50%UI@(4Gb/s) measured on-chip		44%UI @ (1.75Gb/s) after 50Ohm buffer	N/A	
Measured Energy Cost (fJ/b) at room temperature	total	356		280	1500
	Tx	total	277		
		Strong driver	51		
		Weak driver + TIA bias	48		
		Decoder	24		
		Clock	67		
		Pre-driver	87		
	Rx	total	79		
		Slicer/Latch	30		
Clock		49			
Technology	90nm		90nm	90nm	

- 30% more energy, x2 more speed

Summary

- Charge-injection + non-linear compensation reduces driver's power ($< 50\%$).
 - Avoid analog subtraction
 - Utilize efficient nonlinear driver
- Trans-impedance amplifier (TIA) achieves high bandwidth, small power, and large amplitude simultaneously.
 - 50% static power
 - 150% amplitude

Acknowledgement

- Trusted Foundry for chip fabrication
- Interconnect Focus Center (IFC)
- Semiconductor Research Corporation Program
- Intel Corporation
- Center for Integrated Circuits and Systems (CICS) at MIT

- Fred Chen, Sanquan Song