

A CMOS Bandgap Reference Without Resistors

Arne E. Buck, *Member, IEEE*, Charles L. McDonald, *Member, IEEE*, Stephen H. Lewis, *Fellow, IEEE*, and T. R. Viswanathan, *Fellow, IEEE*

Abstract—This paper describes a bandgap reference fabricated in a 0.5- μm digital CMOS technology without resistors. The circuit uses ratioed transistors biased in strong inversion together with the inverse-function technique to produce a temperature-insensitive gain applied to the proportional to absolute temperature (PTAT) term in the reference. After trimming, the peak-to-peak output voltage change is 9.4 mV from 0 °C to 70 °C. It occupies 0.4 mm² and dissipates 1.4 mW from a 3.7-V supply.

Index Terms—Analog circuits, analog integrated circuits, CMOS analog integrated circuits, reference circuits, temperature.

I. INTRODUCTION

BANDGAP references add the forward bias voltage across a p-n diode with a voltage that is proportional to absolute temperature (PTAT) to produce an output that is insensitive to changes in temperature [1], [2]. The relative weighting of the voltages added is usually adjusted by trimming the ratio of two resistors. In standard digital CMOS technologies, models for the resistors may not be available or reliable. Also, in digital technologies, the area of such resistors is increased because silicide is often used to reduce the sheet resistance of the polysilicon and diffusion layers. As a result, the length and area of the required resistors is increased, increasing not only the cost, but also the susceptibility of the reference operation to substrate noise coupling. One way to overcome this problem is to use an extra mask to selectively block the silicide, but this mask also increases the cost. In some but not all technologies, the silicide block mask is required in electrostatic-discharge (ESD) protection circuits. This paper presents a circuit solution to the above problems: a bandgap reference without resistors [3]. This solution eliminates the need for resistor models and may eliminate the need for a silicide block mask when this mask is not required in ESD circuits. Also, the bandgap reference described here uses only MOS transistors biased in saturation or cutoff. The devices biased in saturation operate in strong inversion, for which accurate device models are usually available, simplifying the design process, especially in digital CMOS technologies.

Manuscript received November 17, 2000; revised June 14, 2001. This work was supported by UC MICRO Grant 00-056 with industrial support from Analog Devices, Conexant, Exar, Intel, Lucent Technologies, Marvell Semiconductor, National Semiconductor, NurLogic Design, Texas Instruments, and TRW.

A. E. Buck was with the University of California, Davis, CA 95616 USA. He is now with MIT Lincoln Laboratory, Lexington, MA 02420 USA.

C. L. McDonald was with the University of California, Davis, CA 95616 USA. He is now with Analog Devices, Inc., Wilmington, MA 01887 USA.

S. H. Lewis is with the Solid-State Circuits Research Laboratory, Department of Electrical and Computer Engineering, University of California, Davis, CA 95616 USA (e-mail: lewis@ece.ucdavis.edu).

T. R. Viswanathan was with Texas Instruments, Dallas, TX 75266 USA. He is now with Artiman Ventures, Palo Alto, CA 94303 USA.

Publisher Item Identifier S 0018-9200(02)00127-0.




Fig. 1. Schematic of the core of the bandgap reference.

This paper is organized as follows. Section II describes the concept, and Section III describes the circuits. The test results are presented in Section IV, and the conclusion is given in Section V.

II. CONCEPT

To produce a temperature-insensitive output, the bandgap reference applies a temperature-independent gain M of about 3–6 to the difference between the forward bias voltages across two diodes ΔV_D . Since resistors are not used, the required gain is obtained by using ratioed transistors together with the inverse function technique [4]. The main idea in the inverse function technique is to apply a pair of functions f and f_S^{-1} to ΔV_D so that $f_S^{-1}[f(\Delta V_D)] = M(\Delta V_D)$. In circuit terms, f might be a transconductance (possibly nonlinear) that maps ΔV_D to some current i . Then f_S^{-1} , which is a scaled version of f^{-1} , would be a transresistance that cancels the nonlinearity in i and provides the required gain M . Another approach used in this work is to choose f_T^{-1} so that $f_T^{-1}[Mf(\Delta V_D)] = M(\Delta V_D)$. In this equation, the current $i = f(\Delta V_D)$ is multiplied by M in the current domain by a current mirror using transistors scaled 1 : M . The scaled current is converted to the output voltage by a properly selected transresistance f_T^{-1} , which requires less gain but a wider dynamic range than f_S^{-1} . The inverse-function approach works with any smooth nonlinearity, and knowledge of the exact functions is not required as long as it is possible to deduce the proper scaling.

III. CIRCUITS

Fig. 1 shows the core of the bandgap reference. The PTAT voltage $\Delta V_D = V_{D2} - V_{D1}$ is applied across the differential pair M_3 – M_4 , which acts as a transconductance f . The resulting current is multiplied by G using current mirror M_7 – M_5 and is delivered to differential pair M_1 – M_2 , which operates as a



Fig. 2. Schematic of the connections for transistor M_3 .

Fig. 3. Complete schematic.

transresistance f_T^{-1} because of the negative feedback around M_1 .

The voltage V_{D2} falls to its minimum of about 0.6 V at the maximum temperature. If $V_{OUT} \approx 1.2$ V is maintained at the gate of M_1 , the differential input to M_1 – M_2 is up to about 0.6 V. To minimize the required $V_{GS} - V_t$ to operate both M_1 and M_2 in saturation, an intentional mismatch is introduced wherein the aspect ratios of M_1 and M_4 are larger than those of M_2 and M_3 , respectively, by a factor B . To provide a qualitative understanding of the circuit behavior, the circuit can be analyzed using a simple square-law MOS model. With the transistor aspect ratios given in Fig. 1, the output voltage equation is derived from two gate–source loops around M_1 – M_2 and M_3 – M_4 :

$$V_{OUT} = V_{D2} + \sqrt{AG}(V_{D2} - V_{D1}) = V_{D2} + \sqrt{AG}\Delta V_D. \quad (1)$$

In traditional bandgap references, a resistance value would be trimmed to adjust \sqrt{AG} in this equation. Here, the parameter A is the ratio of the size of the M_3 – M_4 and M_2 – M_1 differential pairs, and G is the current-mirror gain from M_7 to M_5 as well as the ratio of the tail currents of the two differential pairs. On the prototype, G is held constant while A is trimmed by adjusting the aspect ratios of M_3 and M_4 under digital control. These transistors are each laid out as an array of devices with binary-weighted widths and equal lengths. These arrays can be adjusted digitally by means of transmission gates that connect the gates of individual array elements to the appropriate diode or to V_{DD} . Fig. 2 shows that M_3 is composed of five devices, labeled M_{3a} to M_{3e} . Transistor M_4 uses a similar structure but with seven devices M_{4a} to M_{4g} in its array.

Fig. 3 shows the complete circuit. To improve the supply insensitivity, it uses a self-bias configuration that is a modification of a previously published circuit [5]. The current that flows

TABLE I
DEVICE SIZES

Device	W (μm)	L (μm)
M_1	80	15
M_2	20	15
M_{3a}	80	15
M_{3b}	40	15
M_{3c}	20	15
M_{3d}	10	15
M_{3e}	5	15
M_{4a}	320	15
M_{4b}	160	15
M_{4c}	80	15
M_{4d}	40	15
M_{4e}	20	15
M_{4f}	10	15
M_{4g}	5	15
M_5	150	4
M_7	25	4
M_{22}	120	15
M_{23}	20	15
M_{24}	3.3	15
M_{26}	20	15
M_{27}	200	15
M_{71}	175	4
M_{72}	75	4
M_{81}	1.2	4
M_{82}	25	4
M_{83}	20	4
M_{84}	20	4
M_{85}	25	4
M_{D1}	4800	10
M_{D2}	600	10

is that which forces $\Delta V_D = V_{D2} - V_{D1} = V_{GS72} - V_{GS71}$. Most of the current in D_2 is provided by M_{27} , allowing the current in M_{71} to be small enough that $V_{GS71} \approx V_t$. Therefore, $V_{GS72} - V_t \approx \Delta V_D$, and an equation for the drain current in M_{72} is

$$I_{72} \approx \frac{k'}{2} \left(\frac{W}{L} \right)_{72} (\Delta V_D)^2. \quad (2)$$

Transistors M_{81} – M_{85} form a start-up circuit. It consists of a string of diode-connected transistors M_{81} – M_{84} . If the core of the reference is off when the power supply is applied to the circuit, M_{85} turns on and pulls up on the gate of M_{72} , turning on the core. When the core turns on, the voltage from the gate of M_{72} to ground rises high enough to turn off M_{85} , disconnecting the start-up circuit from the core.

Table I shows the device sizes. Transistor M_3 in Fig. 3 represents the components of the array of transistors M_{3a} to M_{3e} in Fig. 2 that are connected to diode D_1 . The width of transistor M_3 can vary from 5 to 155 μm , and the nominal width is 80 μm . Similarly, M_4 represents the components of a similar array of transistors M_{4a} to M_{4g} that are connected to diode D_2 . The width of transistor M_4 can vary from 5 to 635 μm , and the nominal width is 320 μm .

Diodes D_1 and D_2 are actually each formed with a PMOS transistor. For each of these transistors, the gate,




Fig. 4. Die photograph.




Fig. 5. Measured output voltage versus temperature of one prototype.

drain, and source are connected together. The combined drain-gate-source node of D_1 is connected to the gate of M_3 ; the combined drain-gate-source node of D_2 is connected to the gate of M_4 . The body of each of these PMOS transistors is connected to ground. This approach was selected because MOSIS provided models for these junctions but not for substrate p-n-p transistors. However, these models may not be accurate in part because BSIM3 models the source-drain diode behavior adequately only when the diodes are reverse biased [6]. To compensate for the possibility that the diode models are inaccurate with only one fabrication cycle, the trim range of the prototype was intentionally designed to be much larger than simulations showed to be necessary. In practice, trimming may not be required for low precision applications ($\pm 5\%$) once the diodes are thoroughly characterized and the nominal gain is adjusted accordingly.

IV. EXPERIMENTAL RESULTS

The circuit was fabricated in a MOSIS $0.5\text{-}\mu\text{m}$ n-well CMOS process. Fig. 4 shows a die photograph. The area is 0.4 mm^2 without pads. Twenty-five parts were fabricated and tested at $25\text{ }^\circ\text{C}$ before trimming. The average output voltage is 1.1219 V , and the standard deviation is 8.8 mV . Fig. 5 shows a plot of the output voltage versus temperature for the trimmed reference with the lowest output variation from $0\text{ }^\circ\text{C}$ to $70\text{ }^\circ\text{C}$. The peak-to-peak variation is 9.4 mV . Fig. 6 shows a similar plot in which four references are each trimmed to set the output at $45\text{ }^\circ\text{C}$ equal to the same target voltage ($1.1195\text{ V} \pm 0.5\text{ mV}$). The difference between the maximum voltage exhibited by any



Fig. 6. Measured output voltage versus temperature of four prototypes trimmed to the same target at $45\text{ }^\circ\text{C}$.Fig. 7. Measured output supply rejection versus frequency at $25\text{ }^\circ\text{C}$.

TABLE II
PERFORMANCE SUMMARY

Technology	$0.5\text{-}\mu\text{m}$ CMOS
Area	0.4 mm^2
Supply Voltage	3.7 V
Peak-to-Peak Output Voltage Variation (0 to $70\text{ }^\circ\text{C}$)	9.4 mV
Supply Rejection (10 Hz , $25\text{ }^\circ\text{C}$)	-45.1 dB
Noise Density (10 kHz)	$115\text{ nV}/\sqrt{\text{Hz}}$

of these references and the minimum exhibited by any of these references between $0\text{ }^\circ\text{C}$ and $70\text{ }^\circ\text{C}$ is 11.4 mV peak to peak.

Fig. 7 shows a plot of supply rejection versus frequency. The supply rejection is -45.1 dB at 10 Hz . The power dissipation is 1.4 mW from a 3.7-V supply. Table II summarizes the performance.

V. CONCLUSION

This paper shows a bandgap reference circuit without resistors that is compatible with a pure digital CMOS technology.

ACKNOWLEDGMENT

The authors would like to thank A. P. Brokaw and G. Pietrobon at Analog Devices for their help with the noise measurement.

REFERENCES

- [1] R. J. Widlar, "New developments in IC voltage regulators," *IEEE J. Solid-State Circuits*, vol. SC-6, pp. 2-7, Feb. 1971.
- [2] A. P. Brokaw, "A simple three-terminal IC bandgap reference," *IEEE J. Solid-State Circuits*, vol. SC-9, pp. 388-393, Dec. 1974.
- [3] A. Buck, C. McDonald, S. Lewis, and T. R. Viswanathan, "A CMOS bandgap reference without resistors," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2000, pp. 442-443.
- [4] R. R. Torrance, T. R. Viswanathan, and J. V. Hanson, "CMOS voltage to current transducers," *IEEE Trans. Circuits Syst.*, vol. CAS-32, pp. 1097-1104, Nov. 1985.
- [5] P. R. Gray and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, 3rd ed. New York: Wiley, 1993, p. 345, 352.
- [6] W. Liu, *MOSFET Models for SPICE Simulation, Including BSIM3v3 and BSIM4*. New York: Wiley, 2001, p. 102.