

# A Comparative Study of Power Consumption Models for CPA Attack

Hassen Mestiri, Noura Benhadjyoussef, Mohsen Machhout and Rached Tourki  
Electronics and Micro-Electronics Laboratory (E. μ. E. L)  
Faculty of Sciences of Monastir, Tunisia  
hassen.mestiri@yahoo.fr

**Abstract** —Power analysis attacks are types of side channel attacks that are based on analyzing the power consumption of the cryptographic devices. Correlation power analysis is a powerful and efficient cryptanalytic technique. It exploits the linear relation between the predicted power consumption and the real power consumption of cryptographic devices in order to recover the correct key. The predicted power consumption is determined by using the appropriate consumption model. Until now, only a few models have been proposed and used.

In this paper, we describe the process to conduct the CPA attack against AES on SASEBO-GII board. We present a comparison between the Hamming Distance model and the Switching Distance model, in terms of number of power traces needed to recover the correct key using these models. The global successful rate achieves 100% at 11100 power traces. The power traces needed to recover the correct key have been decreased by 12.6% using a CPA attack with Switching Distance model.

**Index Terms** — Correlation Power Analysis (CPA), Switching Distance model, Hamming Distance model, power consumption, Advanced Encryption Standard (AES).

## I. INTRODUCTION

Electronic cryptographic devices are widely used in embedded systems to secure secret information. Such devices store the secret key that is used in conjunction with the cryptographic algorithm. The algorithms are designed and analyzed to ensure a protection against mathematical attacks. But when the algorithm is implemented on hardware systems, the latter may cause side channel leakages used to reveal more information about the processed secret. Side channel attacks are an attacks based on information extracted from the physical implementation of a cryptosystem. For example, time execution [1], electromagnetic emanation [2] and power consumption [3].

Power analysis attacks exploit the correlation between the internal information and the power consumption of cryptographic devices. The Simple Power Analysis (SPA) attack [4] is based on detailed knowledge of the cryptographic algorithm and the visual inspection of the power consumption to guess the secret cryptographic

keys. The Differential Power Analysis (DPA) attacks [3] is more powerful attack than SPA and requires less detailed knowledge of the implementation of cryptographic algorithm. It uses statistical analysis to extract information correlated to secret keys.

In 2004, the correlation power analysis (CPA) attack was proposed by Brier et al [5]. The CPA attack exploits the correlation between the real power consumption of cryptographic devices and the Hamming Distance model, in order to recover the correct key.

The Hamming Distance model was successfully applied on FPGA and ASIC implementation of cryptographic algorithms [5-12]. A new consumption model, so called Switching Distance, was proposed by Peeters et al in 2007 [13]. They applied the Switching Distance model in CPA attack against Sbox output on an 8-bit PIC-16F877. The same model was used with CPA attack against unprotected AES implementation on ASIC [14].

In this paper, in order to evaluate the security of the AES, we study the power analysis attack and specifically CPA attack. We also conduct a successful CPA attack against AES implementation on SASEBO-GII [15] board using Hamming Distance and Switching Distance models.

The organization of this paper is as follows. Section II describes the related background knowledge. The different power consumption models are presented in section III. Section IV presents the CPA attack methodology against AES. Section V presents the result of CPA attack and a comparison between the consumption models. Finally, we conclude in section VI.

## II. BACKGROUNDS

### A. Advanced Encryption Standard

The Advanced Encryption Standard is a symmetric block cipher that process data blocks using cipher keys with lengths of 128, 192 and 256 bits [16]. Each data block consists of  $4 \times 4$  array of bytes called the state. The AES is a round-based encryption algorithm. The number of rounds,  $N_r$ , is 10, 12, or 14, when the key length is 128, 192 or 256 bits, respectively. In the encryption of the AES algorithm, each round, except the final round, performs four transformations: AddRoundKey, SubBytes, ShiftRows and MixColumns, while the final round does not have the MixColumns transformation. The key used

in each round, called the round key, is generated from the initial key by a separate key scheduling module.

Block diagram of the AES encryption is shown in Fig. 1.




Figure 1. AES algorithm: Encryption structure

The SubBytes transformation is a non-linear byte substitution, operating on bytes independently. The SubBytes is invertible and is constructed by the composition of the following two transformations:

- Inversion in the  $GF(2^8)$  field, modulo an irreducible polynomial  $m(x)$  given by:

$$m(x) = x^8 + x^4 + x^3 + x + 1 \quad (1)$$

- Affine transformation defined as follows:  $Y = AX^{-1} + b$ , where  $A$  is a  $8 \times 8$  fixed matrix and  $b$  is a  $8 \times 1$  vector-matrix.

The ShiftRows transformation is a circular shifting operation on the rows of the state with different numbers of bytes. As seen in (2), the first row of the state is kept as it is, while the second, third and fourth rows cyclically shifted by one byte, two bytes and three bytes to the left, respectively.

$$\begin{bmatrix} s_0 & s_4 & s_8 & s_{12} \\ s_1 & s_5 & s_9 & s_{13} \\ s_2 & s_6 & s_{10} & s_{14} \\ s_3 & s_7 & s_{11} & s_{15} \end{bmatrix} \xrightarrow{\text{ShiftRows}} \begin{bmatrix} s_0 & s_4 & s_8 & s_{12} \\ s_5 & s_9 & s_{13} & s_1 \\ s_{10} & s_{14} & s_2 & s_6 \\ s_{15} & s_3 & s_7 & s_{11} \end{bmatrix} \quad (2)$$

The MixColumns transformation operates on the state column by column, treating each column as a four-term polynomial. The columns are considered as polynomials

over  $GF(2^8)$  and multiplied  $x^4 + 1$  with a fixed polynomial  $a(x)$  given by:

$$a(x) = \{03\}x^3 + \{01\}x^2 + \{01\}x + \{02\} \quad (3)$$

In matrix form, the MixColumns transformation can be expressed as:

$$\begin{bmatrix} s'_{0,c} \\ s'_{1,c} \\ s'_{2,c} \\ s'_{3,c} \end{bmatrix} = \begin{bmatrix} 02 & 03 & 01 & 01 \\ 01 & 02 & 03 & 01 \\ 01 & 01 & 02 & 03 \\ 03 & 01 & 01 & 02 \end{bmatrix} \begin{bmatrix} s_{0,c} \\ s_{1,c} \\ s_{2,c} \\ s_{3,c} \end{bmatrix} \quad (4)$$

$0 \leq c \leq 3$

The AddRoundKey is a XOR operation that adds a round key to the state in each iteration, where the round keys are generated during the Key Expansion phase.

The AES algorithm takes the cipher key and performs a Key Expansion routine to generate a key schedule. The Key Expansion generates a total  $Nb(Nr + 1)$  words, where  $Nb = 4$ .

### B. CPA attack

The hypothesis of the correlation power analysis (CPA) is that the measured power traces of the target device are correlated to the operands and operations being processed at that time. This type of power analysis technique requires a power model to attack a cryptographic device. The adversary needs to build a hypothetical model of the cryptographic device under attack. He can recover secret data by analyzing the power consumption usage during cryptographic operations. An efficient way to calculate the correlation coefficient,  $\rho$ , between theoretical predictions of the power consumption and real power measurements is to use the Pearson correlation function.

The Pearson correlation function is the most widely used way to compute the linear relationship between data. Whence, it is an excellent choice for statistical analysis tool when it comes to perform CPA attacks.

Given  $N$  plaintexts/ciphertexts,  $P$  the predicted power calculated by a power model and  $W$  the equivalent real power traces measured when processing the cryptographic operation. The correlation coefficient  $\rho$  is defined as:

$$\rho(W, P) = \frac{Cov(W, P)}{\sqrt{Var(W)}\sqrt{Var(P)}} \quad (5)$$

where  $W$  and  $P$  are  $N$ -dimension vectors,  $Cov$  denotes the covariance operation, and  $Var$  denotes the variance operation.

The Pearson correlation coefficient can take values from -1 to +1. A value of +1 shows that the  $W$  and  $P$  are perfectly linear related by an increasing relationship, a value of -1 shows that  $W$  and  $P$  are perfectly linear related by a decreasing relationship, and a value of 0 shows that  $W$  and  $P$  are not linear related by each other.

The process of conducting a CPA attack as presented in [14].

- Select an intermediate point of the processing algorithm. This point must depend on the known variable and the secret keys.
- Measure the real power consumption of the cryptographic device, using digital oscilloscope, during the execution of the processing algorithm.
- Predict the power consumption with certain leakage model as the Hamming Weight, Hamming Distance or Switching Distance.
- Compute the correlation between the assumption power and the measured power trace. The value of the highest correlation coefficient corresponds to the correct key guess.

### C. Power consumption in CMOS devices

The CMOS technology is certainly the most widely used in current digital design applications. The total power consumption of CMOS gate is the sum of static and dynamic power, as shown in (6).

$$P_{total} = P_{static} + P_{dynamic} \quad (6)$$

The static power consumption  $P_{static}$  is due to the leakage currents in transistors. The dynamic power consumption  $P_{dynamic}$  is the sum of the short-circuit and the switching power consumption, as shown in (7).

$$P_{dynamic} = P_{switching} + P_{short-circuit} \quad (7)$$

The short-circuit power consumption is produced when NMOS and PMOS transistors are conducting simultaneously during the switching of CMOS gates. The switching power consumption is due to the charge and discharge of the load capacitance. The short-circuit current of a logic gate is negligible compared to the switching current. The expression of the dynamic power consumption of a CMOS gates is expressed as follows [7]:

$$P_{dynamic} = C_L V_{DD}^2 P_{0 \rightarrow 1} f \quad (8)$$

where  $C_L$  is the gate load capacitance,  $V_{DD}$  the supply voltage,  $P_{0 \rightarrow 1}$  the probability of a 0→1 output transition and  $f$  the clock frequency.

Equation (8) shows that the total power consumption of a CMOS device can be estimated proportionally in accordance with the output transition number from 0 to 1, in other words the power consumption of CMOS circuits is data-dependent.

### D. SASEBO-GII

The SASEBO-GII board was developed by the National Institute of Advanced Industrial Science and Technology (AIST) [15]. The SASEBO-GII is a newly developed FPGA board suitable for additional extended experiments such as one for security evaluation for a comprehensive cryptographic system combining various elemental technologies or one for a large circuit implemented with a variety of countermeasures.

The SASEBO-GII board includes two FPGAs: a Cryptographic FPGA (XC5VLX30 or XC5VLX50-1FFG324, Virtex-5 series) and a Control FPGA

(XC3S400A-4FTG256- Spartan-3A series). Researchers can use the SASEBO FPGA platform to evaluate the robustness of cryptographic algorithms against side channel attacks [17-21].

## III. POWER CONSUMPTION MODELS

In the CPA attacks, an attacker uses a power model of the device under attack to predict its power consumption. These predictions are then compared to the real measured power consumption in order to recover secret key. The quality of the model has an important impact on the efficiency of the attack and it is therefore of primary importance. The power models currently used in these instances are the Hamming Weight (HW), the Hamming Distance (HD) and the Switching Distance (SD) models.

### A. Hamming Weight

The Hamming weight model (HW) is the most basic power consumption model. It is most applicable to estimating the power consumption of a circuit when the attacker does not know the consecutive values of the data in some part of the process. This model considers that a 0 does not lead to an excess of power consumption, whereas a 1 involves a significant amount of power consumption. Therefore, in this model, it is assumed that the power consumption is proportional to the number of bits that are set in the processed data.

### B. Hamming Distance

The Hamming Distance model (HD) was proposed by Brier et al in [5], it is based on the relation between the power consumption and switching activity in CMOS device. The Hamming Distance model is proportional to the number of 0→1 and 1→0 transitions. It is assumed that the power consumption for 0→1 and 1→0 transitions have the same amount of power consumption.

Let  $M_1$  and  $M_2$  are two consecutive intermediate values of a running algorithm during a target implementation. The power consumption  $W$  is modeled as follows:

$$W = HD(M_1, M_2) = aHW(M_1 \oplus M_2) + b \quad (9)$$

where  $a$  denotes the scalar gain between the Hamming Distance and the power consumption  $W$ ,  $b$  denotes the offsets, time dependent and noise.

### C. Switching Distance

The Switching Distance model (SD) is based on the fact that 0→1 and 1→0 transitions consume different power in CMOS device. The Switching Distance of the transition 0→1 is assigned 1, the Switching Distance of the transition 1→0 is assigned  $\Phi$  which is named Switching Distance factor (see table 1) [14].

Table 1. Power Consumption Models of CMOS Transition

Transitions	HW	HD	SD
0→0	0	0	0
0→1	1	1	1
1→0	0	1	Φ
1→1	1	0	0

#### IV. CPA ATTACK METHODOLOGY

In this section, we will describe the process of the CPA, based on the Switching Distance model against AES on SASEBO-GII.

In this work, we use the traces given by the "DPA contest v2" competition. The acquisitions have been performed on a SASEBO-GII board. The DPA Contest v2 was organized by the VLSI research group from the COMELEC department of the Telecom ParisTech french University.

The AES transforms 128-bit plaintext with the 128-bit key to 128-bit ciphertext. Each round has a round key:  $k_1$  to  $k_{10}$ , computed from the original key  $k_0$ . We attack the last round encryption because the latter has been isolated from the other rounds and has relatively clear power signals [14]. Since the AES Key Expansion is invertible, it is then possible to compute the initial secret key,  $k_0$ , going backwards.

Then we predict the power consumption of the last round encryption. Let  $C_{10}$  the output ciphertext of the last round and  $D_{10}$  the input data to this round. The ciphertext  $C_{10}$  is picked up to compute  $D_{10}$  by Inverse-ShiftRows and Inverse-SubBytes using the guessed keys  $K_{10}$  (256 possible values).

$$D_{10} = \text{SubBytes}^{-1} \left( \text{ShiftRows}^{-1} \left( K_{10(\text{guess})} \oplus C_{10} \right) \right) \quad (10)$$




Figure 2. The final round of AES encryption

After that, the prediction of power consumption of the last round is calculated by the Switching Distance (SD) between  $C_{10}$  and  $D_{10}$  as presented in (11).

$$P_{\text{predicted}} = \text{SD}(D_{10}, C_{10}) \quad (11)$$

The correlation coefficient between the measured power consumption, denoted  $P_{\text{measured}}$ , and the predicted power consumption  $P_{\text{predicted}}$  is calculated as follows:

$$\rho(P_{\text{measured}}, P_{\text{predicted}}) = \frac{\text{Cov}(P_{\text{measured}}, P_{\text{predicted}})}{\sqrt{\text{Var}(P_{\text{measured}})} \sqrt{\text{Var}(P_{\text{predicted}})}} \quad (12)$$

where  $\text{Cov}(P_{\text{measured}}, P_{\text{predicted}})$  is the covariance between the measured power consumption and the predicted power consumption, the  $\text{Var}(P_{\text{measured}})$  and  $\text{Var}(P_{\text{predicted}})$  are the variance of the  $P_{\text{measured}}$  and the  $P_{\text{predicted}}$  respectively.

The correlation coefficient measure the linear relationship between  $P_{\text{measured}}$  and  $P_{\text{predicted}}$ . Its value will always be between -1 to 1, when the correct key guess appears, the correlation coefficient is supposed to be highest.

#### V. RESULTS AND DISCUSSION

In this section, we present the results of CPA attack AES-128 implemented on SASEBO-GII. The model to predict the power consumption is the Switching Distance. The Switching Distance factor ( $\Phi$ ) is 1,5. Liu et al show in [14] that for  $\Phi$  equal to 1.5, the 16 byte keys of AES can be recovered with least power traces.

If the CPA attack is successful, we expect that only one value, corresponding to the correct key guess, leads to a high correlation coefficient. The experimental results for the correlation power traces are shown in Fig. 3. The peak corresponding to the correct subkey guess is clearly visible.




Figure 3. The 256 correlation for a correct Subkey guesses of CPA attack

The original key bytes is 00 00 00 00 00 00 00 03 24 3f 6a 88 85 a3 08 d3 in hexadecimal numbers. The corresponding final round key is 53 9f b1 88 40 7e 2b 3f 2d 5a 24 5f 50 fe be e1.

TABLE 2. Number of Power Traces to Recover all the Key Bytes

Key Bytes	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
SD=1.5	5.7	4.8	3.6	6.1	11.1	7.6	8.4	8.5	3	4.2	6.8	4.4	4.9	9.2	3.9	9.2
HD	5.6	5.3	5.6	6.2	12.7	8	8.5	11	3	4.3	6.9	5	6.5	9.7	4.3	9.3




Figure 4. Successful CPA attack on the last AES round based on SD model

Fig. 4 shows clearly that the peak corresponding to the sixth byte of the correct key becomes higher while the peaks corresponding to the incorrect key guesses remain constant. As it is seen, the plot shows that the Switching Distance model makes correct predictions for the real power consumption.

The results of CPA attack, based on Hamming Distance and Hamming Weight models, are shown in Fig. 5 and Fig. 6 respectively. These figures represent the assumption of all 256 subkey guesses.

Fig. 5 illustrates the success of CPA attack to recover the ninth byte of key using the HD model. However Fig. 6 shows that the CPA attack, based on HW model, fails to recover the correct key, that means that the HW model cannot make correct assumption about the real consumption of SASEBO-GII board.




Figure 5. Successful CPA attack on the last AES round based on HD model




Figure 6. Failure CPA attack on the last AES round based on HW model

We have already demonstrated that our attack works well together with the SD and HD models. The only remaining question is how many power traces are needed to determine each byte of the correct key. In order to determine the minimum of number traces, we calculate the correlation coefficient between the predicted power consumption and measured power consumption for various numbers of traces. As revealed in Fig. 7, after approximately 4000 measurements, the tenth key can be distinguished. The number of power traces used to recover all the 16 byte keys of AES is shown in table 2. Note that, all numbers are in unit 1000. As an example, the first byte of the AES key can be recovered at 5700 traces.




Figure 7. The correlation coefficient of recovering the tenth byte of the correct key

In order to compare the efficiency of the Switching Distance model with the Hamming Distance model, we reconstruct the CPA attack using the same power traces with the Hamming Distance model. We list the new result at the final line of table 2.

Table 2 shows that the number of power traces to determine each byte of the correct key is decreased when using the Switching Distance model. As well, for these two models, the number of power traces is variable from a byte to another, this means that the power assumption with each consumption model does not reflect the real consumption at the same degree.




Figure 8. The successful rate of CPA attack against AES on SASEBO-GII

Fig. 8 illustrates the successful rates of Switching Distance and Hamming Distance models. Successful rates express the number of power traces when all the key bytes can be recovered [17]. With Hamming Distance model, 100% appears at about 12700 power traces. While using Switching Distance model, 100% appears at about 11100 power traces, which means the power traces of recovering keys have been decreased by 12.6%.

## VI. CONCLUSION

In this paper, we conduct a CPA attack against AES on SASEBO-GII board with Switching Distance and Hamming Distance models. We compare between the two power consumption models in terms of number of power traces needed to recover the correct key.

Compared with Hamming Distance model, Switching Distance model can decrease the number of power traces needed to recover the correct keys by as much as 12.6%.

## REFERENCES

- [1] J. Bonneau and I. Mironov, "Cache-collision timing attacks against AES," In *Cryptographic Hardware and Embedded Systems-CHES 2006*, Lecture Notes in Computer Science, vol. 4249, Springer, pp. 201–215, 2006.
- [2] J. J. Quisquater, D. Samyde, "Electromagnetic analysis (EMA): measures and counter measures for smart cards," *Smart Card Programming and Security (E-smart 2001)*, Lecture Notes in Computer Science, vol. 2140, Springer, Berlin, pp. 200–210, 2001.
- [3] P. Kocher, J. Jaffe, and B. Jun, "Differential power analysis," proceedings of *CRYPTO'99*, Lecture Notes in Computer Science, vol. 1666, Springer, Berlin, pp. 388–397, 1999.
- [4] P. Kocher, J. Jaffe, and B. Jun, "Introduction to differential power analysis and related attacks," *Cryptography Research*, pp. 1–5, 1998.
- [5] E. Brier, C. Clavier, and F. Olivier, "Correlation power analysis with a leakage model," *Cryptographic Hardware Embedded System-CHES 2004*, Lecture Notes in Computer Science, vol. 3156, Springer, Berlin, pp. 16–29, 2004.
- [6] S.B. Ors, F. Gürkaynak, E. Oswald, and B. Preneel, "Power-analysis attack on an ASIC AES implementation," in *Proceedings International Conference on Information Technology-ITCC 2004*, IEEE, pp. 546–552, 2004.
- [7] F.-X. Standert, E. Peeters, G. Rouvroy, and J.-J. Quisquater, "An overview of power analysis attacks against Field Programmable Gate Arrays," *Proceedings of the IEEE*, Vol. 94, pp. 383–394, 2006.
- [8] H. Li, K. Wu, B. Peng, Y. Zhang, X. Zheng, and F. Yu, "Enhanced correlation power analysis attack on smart card," the 9th International Conference for Young Computer Scientists (ICYCS 2008), pp. 2143–2148, 2008.
- [9] T. Sugawara, N. Homma, T. Aoki, and A. Satoh, "Differential power analysis of AES ASIC implementations with various S-box circuits," *European Conference on Circuit Theory and Design, ECCTD 2009*, pp. 395–398, 2009.
- [10] N. Benhadjyoussef, H. Mestiri, M. Machhout and R. Tourki, "Implementation of CPA analysis against AES design on FPGA," the International Conference on Communications and Information Technology (ICCIT 2012).
- [11] N. Benhadjyoussef, M. Machhout and R. Tourki, "Optimized power trace numbers in CPA attacks," 8th International Multi-Conference on Systems, Signals & Devices, 2011.
- [12] T.H. Le, C. Canovas, and J. Clédière, "An overview of side channel analysis attacks," *Proceedings of the 2008 ACM symposium on Information, computer and communications security (ASIACCS 2008)*, pp. 33-43, 2008.
- [13] E. Peeters, F.-X. Standaert, and J.-J. Quisquater, "Power and electromagnetic analysis: Improved model, consequences and comparisons," *Integration, the VLSI Journal*, Elsevier, vol. 40, 2007, pp. 52–60, 2007.
- [14] H. Liu, G. Qian, S. Goto, and Y. Tsunoo, "AES key recovery based on Switching Distance model," *Proceedings of The International Symposium on Electronic Commerce and Security-ISECS 2010*, pp. 218–222, 2010.
- [15] Research Center for Information Security (RCIS), "Side-channel Attack Standard Evaluation Board

- (SASEBO),”  
<http://www.rcis.aist.go.jp/special/SASEBO/index-en.html>.
- [16] National Institute of Standards and Technology (NIST), “Advanced encryption standard (AES),” FIPS Publication 197, <http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf>, 2001.
- [17] H. Liu, G. Qian, S. Goto, and Y. Tsunoo, “Correlation power analysis based on Switching Glitch model,” *Information Security Applications, Lecture Notes in Computer Science*, Vol. 6513, Springer, Berlin, pp. 191–205, 2011.
- [18] J. Fan, M. Knezevic, D. Karaklajic, R. Maes, V. Rozic, L. Batina, I. Verbauwhede, “FPGA-based testing strategy for cryptographic chips: A case study on Elliptic Curve Processor for RFID tags,” 15th IEEE International On-Line Testing Symposium, (IOLTS), 2009.
- [19] K. Hong Boey, P. Hodgers, L. Yingxi, M. O'Neill, R. Woods, “Security of AES Sbox designs to power analysis,” 17<sup>th</sup> IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 2010.
- [20] K.H. Boey, M. O'Neill, R. Woods, “How Resistant are Sboxes to Power Analysis Attacks?,” 4th IFIP International Conference on New Technologies, Mobility and Security (NTMS), 2011.
- [21] M. Kasper, W. Schindler, M. Stöttinger “A stochastic method for security evaluation of cryptographic FPGA implementations,” IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2011.

from Tunis University, in 1970; the M.S. and the Doctorat de 3eme cycle in Electronics from Institut d'Electronique d'Orsay, Paris south University in 1971 and 1973 respectively. From 1973 to 1974 he served as microelectronics engineer in Thomson CSF. He received the Doctorat d'etat in Physics from Nice University in 1979. Since this date he has been professor in Microelectronics and Microprocessors with the physics department, Faculty of Sciences of Monastir. His current research interests include: Digital signal processing and hardware software codesign for rapid prototyping in telecommunications.

**Hassen. Mestiri** received his M.S. degree in Microelectronic Systems from the Faculty of Sciences of Monastir, Tunisia, in 2011. Currently, he is a PhD student. His research interests include implementation of standard cryptography algorithm and security of embedded system.

**Noura. Benhadjyoussef** received MS in Electronic Engineering from National Engineering School of Sousse, Tunisia, in 2010. Currently, she is a PhD student. Her research interests include implementation of cryptography algorithm on FPGA and ASIC, security of smart card and embedded system with resource constraints.

**Mohsen. Machhout** was born in Jerba, on January 31 1966. He received MS and PhD degrees in electrical engineering from University of Tunis II, Tunisia, in 1994 and 2000 respectively. Dr Machhout is currently Assistant Professor at University of Monastir, Tunisia. His research interests include implementation of standard cryptography algorithm, key stream generator and electronic signature on FPGA.

**Rached. Tourki** was born in Tunis, on May 13 1948. He received the B.S. degree in Physics (Electronics option)