A Family of High-Performance Matrix Multiplication Algorithms

John A. Gunnels¹, Greg M. Henry², and Robert A. van de Geijn¹

 ¹ Department of Computer Sciences, The University of Texas, Austin, TX 78712, {gunnels,rvdg}@cs.utexas.edu,
 WWW home page: http://www.cs.utexas.edu/users/{gunnels,rvdg}/
 ² Intel Corp., Bldg EY2-05, 5350 NE Elam Young Pkwy, Hillsboro, OR 97124-6461, greg.henry@intel.com,

WWW home page: http://www.cs.utk.edu/~ghenry/

Abstract. During the last half-decade, a number of research efforts have centered around developing software for generating automatically tuned matrix multiplication kernels. These include the PHiPAC project and the ATLAS project. The software end-products of both projects employ brute force to search a parameter space for blockings that accommodate multiple levels of memory hierarchy. We take a different approach: using a simple model of hierarchical memories we employ mathematics to determine a locally-optimal strategy for blocking matrices. The theoretical results show that, depending on the shape of the matrices involved, different strategies are locally-optimal. Rather than determining a blocking strategy at library generation time, the theoretical results show that, ideally, one should pursue a heuristic that allows the blocking strategy to be determined dynamically at run-time as a function of the shapes of the operands. When the resulting family of algorithms is combined with a highly optimized inner-kernel for a small matrix multiplication, the approach yields performance that is superior to that of methods that automatically tune such kernels. Preliminary results, for the Intel Pentium (R) III processor, support the theoretical insights.

1 Introduction

Research in the development of linear algebra libraries has recently shifted to the automatic generation and optimization of the matrix multiplication kernels. The underlying idea is that many linear algebra operations can be implemented in terms of matrix multiplication [2,10,6] and thus it is this operation that should be highly optimized on different platforms. Since the coding effort required to achieve this is considerable, especially when multiple layers of cache are involved, the general consensus is that this process should be automated.

In this paper, we develop a theoretical framework that (1) suggests a formula for the block sizes that should be used at each level of the memory hierarchy, and (2) restricts the possible loop orderings to a specific family of algorithms for matrix multiplication. We show how to use these results to build highly optimized matrix multiplication implementations that utilize the caches in a locally-optimal fashion. The results could be equally well used to limit the search space that must be examined by packages that automatically tune such kernels.

The current pursuit of highly optimized matrix kernels constructed by coding in a high-level programming language started with the implementation of the FORTRAN implementation of Basic Linear Algebra Subprograms (BLAS) [4] for the IBM POWER2 (TM) [1]. Subsequently, the PHiPAC project [3] demonstrated that high-performance matrix multiplication kernels can be written in C and that code generators could be used to automatically generate many different blockings, allowing automatic tuning. Next, the ATLAS project [11] extended these ideas by reducing the kernel that is called once matrices are massaged to be in the L1 cache into one specific case: $C = A^T B + \beta C$ for small matrices A, B, and C and by reducing the space searched for optimal blockings. Furthermore it marketed the methodology allowing it to gain wide-spread acceptance and igniting the current trend in the linear algebra community towards automatically tuned libraries. Finally, there has been a considerable recent interest in recursive algorithms and recursive data structures. The idea here is that by recursively partitioning the operands, blocks that fit in the different levels of the caches will automatically be encountered [8]. By storing matrices recursively, blocks that are encountered during the execution of the recursive algorithms will be in contiguous memory [7,9].

Other work closely related to this topic is discussed in other papers presented as part of this session of the conference.

2 Notation and Terminology

2.1 Special Cases of Matrix Multiplication

The general form of a matrix multiply is $C \leftarrow \alpha AB + \beta C$ where C is $m \times n$, A is $m \times k$, and B is $k \times n$. We will use the following terminology when referring to a matrix multiply when two dimensions are large and one is small:

	Condition	Shape	
Matrix-panel multiply	n is small	$C = \boxed{A} B + C$	(1)
Panel-matrix multiply	m is small	$\boxed{\begin{array}{c} C \\ \end{array}} = \boxed{\begin{array}{c} A \\ \end{array}} B \\ \end{array} + \boxed{\begin{array}{c} C \\ \end{array}}$	(2)
Panel-panel multiply	k is small	$\boxed{C} = \boxed{A} \boxed{B} + \boxed{C}$	(3)

The following observation will become key to understanding concepts encountered in the rest of the paper: Partition $X = (X_1 | \cdots | X_{N_X}) = \left(\frac{\hat{X}_1}{\vdots}\right)$ for $X \in \int A R C$ and \hat{X}

for $X \in \{A, B, C\}$, where C_j is $m \times n_j$, \hat{C}_i is $m_i \times n$, A_p is $m \times k_p$, \hat{A}_i is $m_i \times k$, B_j is $k \times n_j$, and \hat{B}_p is $k_p \times n$. Then $C \leftarrow AB + C$ can be achieved by

multiple matrix-panel multiplies:	$C_j \leftarrow AB_j + C_j$ for $j = 1, \dots, N_C$	$C_1 C_2 C_3 + = \boxed{A} \qquad B_1 B_1 B_1$
multiple panel-matrix multiplies:	$\hat{C}_i \leftarrow \hat{A}_i B + \hat{C}_i$ for $i = 1, \dots, M_C$	$ \begin{array}{c} $
multiple panel-panel multiplies	$C \leftarrow \sum_{p}^{N_A} A_p \hat{B}_p + C$	$C \qquad + = A_1 A_2 A_3 \qquad \boxed{\begin{array}{c} \hat{B}_1 \\ \hat{B}_2 \\ \hat{B}_3 \end{array}}$

2.2 A Cost Model for Hierarchical Memories

The memory hierarchy of a modern microprocessor is often viewed as a pyramid: At the top of the pyramid, there are the processor registers, with extremely fast access. At the bottom, there are disks and even slower media. As one goes down the pyramid, while the financial cost of memory decreases, the amount of memory increases along with the time required to access that that memory.

We will model the above-mentioned hierarchy naively as follows: (1) The memory hierarchy consists of H levels, indexed $0, \ldots, H-1$. Level 0 corresponds to the registers. We will often denote the *i*th level by L_i . Notice that on a typical current architecture L_1 and L_2 correspond the level 1 and level 2 data caches and L_3 corresponds to RAM. (2) Level h of the memory hierarchy can store S_h floating-point numbers. Generally $S_0 \leq S_1 \leq \cdots \leq S_{H-1}$. (3) Loading a floating-point number stored in level h + 1 to level h costs time ρ_h . We will assume that $\rho_0 < \rho_1 < \cdots < \rho_{H-1}$. (4) Storing a floating-point number from level h to level h + 1 costs time σ_h . We will assume that $\sigma_0 < \sigma_1 < \cdots < \sigma_{H-1}$. (5) If $m_h \times n_h$ matrix $C, m_h \times k_h$ matrix A, and $k_h \times n_h$ matrix B are all stored in level h of the memory hierarchy then forming $C \leftarrow AB + C$ costs time $2m_h n_h k_h \gamma_h$. (Notice that γ_h will depend on m_h, n_h , and k_h).

3 Building-Blocks for Matrix Multiplication

Consider the matrix multiplication $C \leftarrow AB + C$ where $m_{h+1} \times n_{h+1}$ matrix $C, m_{h+1} \times k_{h+1}$ matrix A, and $k_{h+1} \times n_{h+1}$ matrix B are all stored in L_{h+1} . Let us assume that somehow an efficient matrix multiplication kernel exists for matrices stored in L_h . In this section, we develop three distinct approaches for matrix multiplication kernels for matrices stored in L_{h+1} .

Partition

$$C = \begin{pmatrix} C_{11} & \cdots & C_{1N} \\ \vdots & \vdots \\ \hline C_{M1} & \cdots & C_{MN} \end{pmatrix}, A = \begin{pmatrix} A_{11} & \cdots & A_{1K} \\ \vdots & \vdots \\ \hline A_{M1} & \cdots & A_{MK} \end{pmatrix}, \text{ and } B = \begin{pmatrix} B_{11} & \cdots & B_{1N} \\ \vdots & \vdots \\ \hline B_{K1} & \cdots & B_{KN} \end{pmatrix}$$
(4)

```
Algorithm 1
for j = 1, \ldots, N
    for i = 1, ..., M
         Load C_{ij} from L_{h+1} to L_h.
                                                                     m_h n_h \rho_h
         for p = 1, \ldots, K
              Load A_{ip} from L_{h+1} to L_h.
                                                                     m_h k_h \rho_h
              Load B_{pj} from L_{h+1} to L_h.
                                                                     k_h n_h \rho_h
              Update C_{ij} \leftarrow A_{ip}B_{pj} + C_{ij}
                                                                     2m_h n_h k_h \gamma_h
         endfor
         Store C_{ij} from L_h to L_{h+1}
                                                                     m_h n_h \sigma_h
    endfor
endfor
```

Fig. 1. Multiple panel-panel multiply based blocked matrix multiplication.

where C_{ij} is $m_h \times n_h$, A_{ip} is $m_h \times k_h$, and B_{pj} is $k_h \times n_h$. The objective of the game will be to determine optimal m_h , n_h , and k_h .

3.1 Multiple Panel-Panel Multiplies in L_h

Noting that $C_{ij} \leftarrow \sum_{p=1}^{K} A_{ip} B_{pj} + C_{ij}$, let us consider the algorithm in Fig. 1 for computing the matrix multiplication. In that figure the costs of the various operations are shown to the right. The order of the outer-most loops is irrelevant to the analysis.

The cost for updating C is given by

$$m_{h+1}n_{h+1}(\rho_h + \sigma_h) + m_{h+1}n_{h+1}k_{h+1}\frac{\rho_h}{n_h} + m_{h+1}n_{h+1}k_{h+1}\frac{\rho_h}{m_h} + 2m_{h+1}n_{h+1}k_{h+1}\gamma_h$$

Since it equals $2m_{h+1}n_{h+1}k_{h+1}$, solving for γ_{h+1} , the effective cost per floatingpoint operation at level L_{h+1} , yields $\gamma_{h+1}^{PP} = \frac{\rho_h + \sigma_h}{2k_{h+1}} + \frac{\rho_h}{2n_h} + \frac{\rho_h}{2m_h} + \gamma_h$. The question now is how to find the m_h , n_h , and k_h that minimize γ_{h+1} under the constraint that C_{ij} , A_{ik} and B_{kj} all fit in L_h , i.e., $m_h n_h + m_h k_h + n_h k_h \leq S_h$. The smaller k_h , the more space in L_h can be dedicated to C_{ij} and thus the smaller the fractions ρ_h/m_h and ρ_h/n_h can be made. A good strategy is thus to let essentially all of L_h be dedicated to C_{ij} , i.e., $m_h n_h \approx S_h$. The minimum is then attained when $m_h \approx n_h \approx \sqrt{S_h}$.

Notice that it suffices to have $m_{h+1} = m_h$ or $n_{h+1} = n_h$ for the above cost of γ_{h+1} to be minimized. Thus, the above already holds for the special cases depicted in (1) and (2), i.e., when N = 1 and M = 1 in (4), respectively.

The innermost loop in Alg. 1 implements multiple panel-panel multiplies since k_h is assumed to be small relative to m_h and n_h . Hence the name of this section.

3.2 Multiple Matrix-Panel Multiplies in L_h

Moving the loops over l and i to the outside we obtain the algorithm in Fig. 2 (left). Performing an analysis similar to that given in Section 3.1 the

Algorithm 2	Algorithm 3
for $p = 1,, K$	for $j = 1, \ldots, N$
for $i = 1,, M$	for $p = 1, \ldots, K$
Load A_{ip} from L_{h+1} to L_h .	Load B_{pj} from L_{h+1} to L_h .
for $j = 1, \ldots, N$	for $i = 1, \ldots, M$
Load C_{ij} from L_{h+1} to L_h .	Load C_{ij} from L_{h+1} to L_h .
Load B_{pj} from L_{h+1} to L_h .	Load A_{ip} from L_{h+1} to L_h .
Update $C_{ij} \leftarrow A_{ip}B_{pj} + C_{ij}$	Update $C_{ij} \leftarrow A_{ip}B_{pj} + C_{ij}$
Store C_{ij} from L_h to L_{h+1}	Store C_{ij} from L_h to L_{h+1}
endfor	endfor
endfor	endfor
endfor	endfor

Fig. 2. Multiple matrix-panel (left) and panel-matrix (right) multiply based blocked matrix multiplication.

effective cost of a floating-point operation is now given by $\gamma_{h+1}^{MP} = \frac{\rho_h}{2n_{h+1}} + \frac{\rho_h + \sigma_h}{2k_h} + \frac{\rho_h}{2m_h} + \gamma_h.$

Again, the question is how to find the m_h , n_h , and k_h that minimize γ_{h+1} under the constraint that C_{ij} , A_{ik} and B_{kj} all fit in L_h , i.e., $m_h n_h + m_h k_h + n_h k_h \leq S_h$. Note that the smaller n_h , the more space in L_h can be dedicated to A_{il} and thus the smaller the fractions $(\rho_h + \sigma_h)/2k_h$ and $\rho_h/2m_h$ can be made. A good strategy is thus to let essentially all of L_h be dedicated to A_{il} , i.e., $m_h k_h \approx S_h$. The minimum is then attained when $m_h \approx k_h \approx \sqrt{S_h}$.

Notice that it suffices to have $m_{h+1} = m_h$ or $k_{h+1} = k_h$ for the above cost of γ_{h+1} to be minimized. In other words, the above holds for the special cases depicted in (2) and (3), i.e., when M = 1 and K = 1 in (4), respectively.

The innermost loop in Alg. 2 implements multiple matrix-panel multiplies since n_h is small relative to m_h and k_h . Thus the name of this section.

3.3 Multiple Panel-Matrix Multiplies in L_h

Finally, moving the loops over p and j to the outside we obtain the algorithm given in Fig. 2 (right). This time, the effective cost of a floating-point operation is given by $\gamma_{h+1}^{PM} = \frac{\rho_h}{2m_{h+1}} + \frac{\rho_h + \sigma_h}{2k_h} + \frac{\rho_h}{2n_h} + \gamma_h$.

Again, the question is how to find the m_h , n_h , and k_h that minimize γ_{h+1} under the constraint that C_{ij} , A_{ik} and B_{kj} all fit in L_h , i.e., $m_h n_h + m_h k_h + n_h k_h \leq S_h$. Note that the smaller m_h , the more space in L_h can be dedicated to B_{pj} and thus the smaller the fractions $(\rho_h + \sigma_h)/2k_h$ and $\rho_h/2n_h$ can be made. A good strategy in this case is to dedicate essentially all of L_h to B_{pj} , i.e., $n_h k_h \approx S_h$. The minimum is then attained when $n_h \approx k_h \approx \sqrt{S_h}$.

Notice that it suffices to have $n_{h+1} = n_h$ and/or $k_{h+1} = k_h$ for the above cost of γ_{h+1} to be achieved. In other words, the above holds for the special cases depicted in (1) and (3), i.e., when N = 1 and K = 1 in (4), respectively.

3.4 Summary

The conclusions to draw from Sections 2.1 and 3.1–3.3 are: (1) There are three shapes of matrix multiplication that one expects to encounter at each level of the memory hierarchy: panel-panel, matrix-panel, and panel-matrix multiplication. (2) If one such shape is encountered at L_{h+1} , a locally-optimal approach to utilizing L_h will perform multiple instances with one of the other two shapes. (3) Given that multiple instances of a given shape are to be performed, the strategy is to move a submatrix of one of the three operands into L_h (we will call this the *resident* matrix in L_h), filling most of that layer, and to amortize the cost of this data movement by streaming submatrices from the other operands from L_{h+1} to L_h .

Interestingly enough, the shapes discussed are exactly those that we encountered when studying a class of matrix multiplication algorithms on distributed memory architectures [5]. This is not surprising, since distributed memory is just another layer in the memory hierarchy.

4 A Family of Algorithms

We now turn the observations made above into a practical implementation.

High-performance implementations of matrix multiplication typically start with an "inner-kernel". This kernel carefully orchestrates the movement of data in and out of the registers and the computation under the assumption that one or more of the operands are in the L1 cache. For our implementation on the Intel Pentium (R) III processor, the inner-kernel performs the operation $C = A^T B + \beta C$ where 64×8 matrix A is kept in the L1 cache. Matrices B and C have a large number of columns, which we view as multiple-panels, with each panel of width one. Thus, our inner-kernel performs a multiple matrix-panel multiply (MMP) with a transposed resident matrix A. The technical reasons why this particular shape was selected go beyond the scope of this paper.

While it may appear that we thus only have one of the three kernels for operation in the L1 cache, notice that for the submatrices with which we compute at that level one can instead compute $C^T = B^T A + C^T$, reversing the role of A and B. This simple observation allows us to claim that we also have an inner-kernel that performs a multiple panel-matrix multiply (MPM).

Let us introduce a naming convention for a family of algorithms that perform the discussed algorithms at different levels of the memory hierarchy:

<kernel at $L_3>-<$ kernel at $L_2>-<$ kernel at $L_1>$.

For example MPP-MPM-MMP will indicate that the L_3 -kernel uses multiple panel-panel multiplies, calls the L_2 -kernel that uses multiple matrix-panel multiplies, which in turn calls the L_1 -kernel that uses multiple panel-matrix multiplies. Given the constraint that only two of the possible three kernel algorithms are implemented at L_1 , the tree of algorithms in Fig. 3 can be constructed.



Fig. 3. Possible algorithms for matrices in memory level L_3 given all L_2 -kernels.



Fig. 4. Left: Performance for fixed dimensions m = n = k = 1000 as a function of the size of the resident matrix in the L2 cache. Right: Performance as a function of m when n = k = 1000.

5 Performance

In this section, we report performance attained by the different algorithms. Performance is reported by the rate of computations attained, in millions of floatingpoint operations per second (MFLOP/sec) using 64-bit arithmetic. For the usual matrix dimensions m, n, and k, we use the operation count 2mnk for the matrix multiplication. We tested performance of the operation C = C - AB ($\alpha = -1$ and $\beta = 1$) since this is the case most frequently encountered when matrix multiplication is used in libraries such as LAPACK.

We report performance on an Intel Pentium (R) III (650 MHz) processor with a 16 Kbyte L1 data cache and a 256 Kbyte L2 cache running RedHat Linux 6.2. The inner-kernel, which perform the operation $C \leftarrow A^T B + \beta C$ with 64 × 8 matrix A and 64 × k matrix B, was hand-coded using Intel Streaming SIMD Extensions (TM) (SSE). In order to keep the graphs readable, we only report performance for four of the eight possible algorithms. For reference, we report performance of the matrix multiply from ATLAS R3.2 ,which does not use Intel SSE instructions, for this architecture.

Our first experiment is intended to demonstrate that the block size selected for the matrix that remains resident in the L2 cache has a clear effect on the overall performance of the matrix multiplication routine. In Fig. 4(a) we report performance attained as a function of the fraction of the L2 cache filled with the resident matrix when a matrix multiplication with k = m = n = 1000 is executed. This experiment tests our theory that reuse of data in the L2 cache impacts overall performance as well as our theory that the resident matrix should occupy "most" of the L2 cache. Note that performance improves as a larger fraction of the L2 cache is filled with the resident matrix. Once the resident matrix fills more than half of the L2 cache, performance starts to deminish. This is consistent with the theory which tells us that some of the cache must be used for the matrices that are being streamed from main memory. Once more than 3/4 of the L2 cache is filled with the resident matrix, performance drops significantly. This is consistent with the scenario wherein parts of the other matrices start evicting parts of the resident matrix from the L2 cache. Based on the above experiment, we fix the block size for the resident matrix in the L2 cache to 128×128 , which fills exactly half of this cache, for the remaining experiments.

In Fig. 4(b) we show performance as a function of m when n and k are fixed to be large. There is more information in this graph than we can discuss in this paper. Notice for example that performance of the algorithm that performs multiple panel-matrix multiplies in the L_3 cache and multiple matrix-panel multiplies in the L_2 cache, MPM_MPP_MPM, increases as m increases to a multiple of 128. This is consistent with the theory.

For additional and more up-to-date performance graphs, and related discussion, we refer the reader to the ITXGEMM web page mentioned in the conclusion.

6 Conclusion

In this paper, theoretical insight was used to motivate a family of algorithms for matrix multiplication on hierarchical memory architectures. The approach attempts to amortize the cost of moving data between memory layers in a fashion that is locally-optimal. Preliminary experimental results on the Intel Pentium (R) III processor appear to support the theoretical results.

Many questions regarding this subject are not addressed in this paper, some due to space limitations. For example, the techniques can be, and have been, trivially extended to the other cases of matrix multiplication: $C \leftarrow \alpha A^T B + \beta C$, $C \leftarrow \alpha A B^T + \beta C$, and $C \leftarrow \alpha A^T B^T + \beta C$ by transposing matrices at appropriate stages in the algorithm. Also, while we claim that given different matrix dimensions, m, n, and k, a different algorithm may be best, we do not address how to choose from the different algorithms. We have developed simple heuristics that yield very satisfactory results. Experiments that support the theory, performed on a number of different architectures, are needed to draw definitive conclusions. The theory should be extended to include a model of cache-replacement policies. How performance is affected by the hand-coded inner-kernel needs to be quantified. We hope to address these issues in a future paper.

Clearly, our techniques can be used to reduce the set of block sizes to be searched at each level of the memory hierarchy. Thus, our techniques could be combined with techniques for automatically generating the inner-kernel and/or an automated search for the optimal block sizes.

More information: http://www.cs.utexas.edu/users/flame/ITXGEMM/.

Acknowledgments: We thank Dr. Fred Gustavson for valuable feedback regarding this project.

References

- R.C. Agarwal, F.G. Gustavson, and M. Zubair. Exploiting functional parallelism of POWER2 to design high-performance numerical algorithms. *IBM Journal of Research and Development*, 38(5), Sept. 1994.
- E. Anderson, Z. Bai, C. Bischof, J. Demmel, J. Dongarra, J. Du Croz, A. Greenbaum, S. Hammarling, A. McKenney, S. Ostrouchov, and D. Sorensen. *LAPACK* Users' Guide - Release 2.0. SIAM, 1994.
- J. Bilmes, K. Asanovic, C.W. Chin, and J. Demmel. Optimizing matrix multiply using PHiPAC: a portable, high-performance, ANSI C coding methodology. In Proceedings of the International Conference on Supercomputing. ACM SIGARC, July 1997.
- Jack J. Dongarra, Jeremy Du Croz, Sven Hammarling, and Iain Duff. A set of level 3 basic linear algebra subprograms. ACM Trans. Math. Soft., 16(1):1–17, March 1990.
- John Gunnels, Calvin Lin, Greg Morrow, and Robert van de Geijn. A flexible class of parallel matrix multiplication algorithms. In Proceedings of First Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing (1998 IPPS/SPDP '98), pages 110–116, 1998.
- John A. Gunnels and Robert A. van de Geijn. Formal methods for highperformance linear algebra libraries. In Ronald F. Boisvert and Ping Tak Peter Tang, editors, *The Architecture of Scientific Software*. Kluwer Academic Press, 2001.
- F. Gustavson, A. Henriksson, I. Jonsson, B. Kågström, and P. Ling. Recursive blocked data formats and BLAS's for dense linear algebra algorithms. In B. Kågström et al., editor, *Applied Parallel Computing, Large Scale Scientific and Industrial Problems*, volume 1541 of *Lecture Notes in Computer Science*, pages 195–206. Springer-Verlag, 1998.
- F. G. Gustavson. Recursion leads to automatic variable blocking for dense linearalgebra algorithms. *IBM Journal of Research and Development*, 41(6):737–755, November 1997.
- Greg Henry. BLAS based on block data structures. Theory Center Technical Report CTC92TR89, Cornell University, Feb. 1992.
- B. Kågström, P. Ling, and C. Van Loan. GEMM-based level 3 BLAS: High performance model implementations and performance evaluation benchmark. Technical Report CS-95-315, Univ. of Tennessee, Nov. 1995.
- R. Clint Whaley and Jack J. Dongarra. Automatically tuned linear algebra software. In *Proceedings of SC98*, Nov. 1998.