

A Family of Neutral Point Clamped Full-Bridge Topologies for Transformerless Photovoltaic Grid-Tied Inverters

Li Zhang, *Student Member, IEEE*, Kai Sun, *Member, IEEE*, Lanlan Feng, Hongfei Wu, *Student Member, IEEE*, and Yan Xing, *Member, IEEE*

Abstract—Transformerless inverter topologies have attracted more attentions in photovoltaic (PV) generation system since they feature high efficiency and low cost. In order to meet the safety requirement for transformerless grid-tied PV inverters, the leakage current has to be tackled carefully. Neutral point clamped (NPC) topology is an effective way to eliminate the leakage current. In this paper, two types of basic switching cells, the positive neutral point clamped cell and the negative neutral point clamped cell, are proposed to build NPC topologies, with a systematic method of topology generation given. A family of single-phase transformerless full-bridge topologies with low-leakage current for PV grid-tied NPC inverters is derived including the existing oH5 and some new topologies. A novel positive–negative NPC (PN-NPC) topology is analyzed in detail with operational modes and modulation strategy given. The power losses are compared among the oH5, the full-bridge inverter with dc bypass (FB-DCBP) topology, and the proposed PN-NPC topologies. A universal prototype for these three NPC-type topologies mentioned is built to evaluate the topologies at conversion efficiency and the leakage current characteristic. The PN-NPC topology proposed exhibits similar leakage current with the FB-DCBP, which is lower than that of the oH5 topology, and features higher efficiency than both the oH5 and the FB-DCBP topologies.

Index Terms—Common-mode voltage, grid-tied inverter, leakage current, neutral point clamped inverter, photovoltaic (PV) generation system.

I. INTRODUCTION

THE initial investment and generation cost of PV generation system are still too high compared with other renewable energy sources; thus, the efficiency improvement of grid-tied inverters is a significant effort to shorten the payback time

Manuscript received December 21, 2011; revised March 12, 2012 and April 28, 2012; accepted June 11, 2012. Date of current version September 27, 2012. This work was supported by the National Natural Science Foundation of China under Project 51077071 and Project 51177083, and the project of outstanding discipline construction, Jiangsu, China. Recommended for publication by Associate Editor L. Chang.

L. Zhang, H. Wu, and Y. Xing are with the Jiangsu Key Laboratory of New Energy Generation and Power Conversion, College of Automation Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China (e-mail: zhanglinuaa@nuaa.edu.cn; wuhongfei@nuaa.edu.cn; xingyan@nuaa.edu.cn).

L. Feng is with the Delta Electronics, Nanjing 211135, China (e-mail: fengll@nuaa.edu.cn).

K. Sun is with the State Key Lab of Power Systems, Department of Electrical Engineering, Tsinghua University, Beijing 10084, China (e-mail: sun-kai@mail.tsinghua.edu.cn).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2012.2205406




Fig. 1. Leakage current in a transformerless grid-tied PV inverter.

and gain the economic benefits faster [1]–[6]. Transformerless grid-tied inverters, such as a full-bridge topology as shown in Fig. 1, have many advantages, e.g., higher efficiency, lower cost, smaller size, and weight. However, the common-mode voltage of v_{AN} and v_{BN} may induce a leakage current $i_{Leakage}$ flowing through the loop consisting of the parasitic capacitors (C_{PV1} and C_{PV2}), the filters, the bridge, and the utility grid [7], [8]. In an isolated topology, the loop for the leakage current is broken by the transformer, and the leakage current is very low. But in a transformerless topology, the leakage current may be too high to induce serious safety [9] and radiated interference issues [8], [10]. Therefore, the leakage current must be limited within a reasonable margin.

The instantaneous common-mode voltage v_{CM} in the full-bridge topology shown in Fig. 1 is represented as follows [7], [10]–[12]:

$$v_{CM} = 0.5(v_{AN} + v_{BN}) \quad (1)$$

where v_{AN} and v_{BN} are voltages from mid-point A and B of the bridge leg to terminal N, respectively.

In order to eliminate the leakage current, the common-mode voltage v_{CM} must be kept constant during all operation modes and many solutions have been proposed [7], [8], [10]–[22] as follows:

- 1) *Bipolar sinusoidal pulse width modulated (SPWM) full-bridge type inverter topologies.* The common-mode voltage of this inverter is kept constant during all operating modes [7], [13]. Thus, it features excellent leakage-current characteristics. However, both of the current ripples across the filter inductors and the switching losses are large.

Therefore, the unipolar SPWM full-bridge inverters are attractive for its excellent differential mode characteristics such as higher dc-voltage utilization, smaller inductor current ripple and higher power efficiency.

2) *Improved unipolar SPWM full-bridge inverters.* The conventional unipolar SPWM full-bridge inverter is shown in Fig. 1. In the active modes, the common-mode voltage v_{CM} is equal to $0.5U_{PV}$. In the freewheeling modes, v_{CM} is equal to U_{PV} or zero depending on the leg midpoints (point *A* and *B*) connected to the positive or negative terminal of the input. Therefore, the common-mode voltage of conventional unipolar SPWM full-bridge inverter varies at switching frequency, which leads to high-leakage current [7], [13].

To solve this problem, new freewheeling paths need to be built, and they should separate the PV array from the utility grid in freewheeling modes [10]. A solution named highly efficient and reliable inverter concept (HERIC) topology is proposed in [14]. In the freewheeling modes of HERIC inverter, the inductor current flowing through S_5 and S_6 ; thus, PV array is disconnected from the utility grid. And two extended HERIC topologies are proposed in [15] and [16], respectively. The disconnection can also be located on the dc side of the inverter, such as the H5 topology [17]. Although these topologies mentioned earlier feature the simple circuit structure, the common-mode voltage depends on both of the parasitic parameters of the leakage current loop and the voltage amplitude of the utility grid [18], which is not good for the leakage current reduction.

To eliminate the leakage current completely, the common-mode voltage v_{CM} should be clamped to half of the input voltage in the freewheeling mode to keep v_{CM} always constant [12], [19]. An example solution is oH5 topology [18], as shown in Fig. 2(a). A switch S_6 and a capacitor leg employed and S_6 turns on to let $v_{CM} = 0.5U_{PV}$ in the freewheeling mode. Unfortunately, there must be a dead time between the gate signals of S_5 and S_6 to prevent the input split capacitor C_{dc1} from shortcircuit. As a result, v_{CM} varies in the dead time, which still induces leakage current [18].

Full-bridge inverter with dc bypass (FB-DCBP) topology proposed in [7] is another solution, as given in Fig. 2(b). It exhibits no dead-time issue mentioned, and the leakage current suppression effect only depends on the turn-on speed of the independent diodes. But FB-DCBP suffers more conduction losses from the inductor current flowing through four switches in the active mode.

On the other hand, many power converters, such as dc-dc converters, voltage-source inverters, current-source inverters and multilevel inverters, have been investigated from the basic switching cells to constructing the topology [23]–[28]. Both of the oH5 topology and the FB-DCBP topology can be regarded as the transformerless grid-tied inverters with the same feature of neutral point clamped (NPC). However, these topologies have not yet been analyzed from the view of topological relationships and switching cells.

In this paper, a systematic method is proposed to generate transformerless grid-tied NPC inverter topologies from two basic switching cells based on the arrangement of the freewheeling routes. And a family of novel NPC inverters is derived with high




Fig. 2. Some of existing transformerless full-bridge inverter topologies. (a) oH5 [18]. (b) FB-DCBP [7].




Fig. 3. Two basic NPC switching cells. (a) P-NPCC. (b) N-NPCC.




Fig. 4. Universal topology structure of single-phase transformerless full-bridge inverter.

efficiency and excellent leakage current performance. The paper is organized as follows. In Section II, an NPC switching cell concept is proposed with two basic cells, a positive neutral point clamped cell (P-NPCC) and a negative neutral point clamped cell (N-NPCC), respectively. A family of NPC topologies is generated from the two basic switching cells in Section III. In Section IV, one of the new topologies is analyzed in detail with operational principle, modulation strategy, and power loss comparison with oH5 and FB-DCBP given. Experimental results are presented in Section V, and Section VI concludes the paper.




Fig. 5. A family of transformerless full-bridge NPC inverter topologies. (a) PN-NPC. (b) NP-NPC. (c) DP-NPC. (d) DN-NPC.




Fig. 6. Modulation strategies for DP-NPC. (a) Primary modulation according to the NPCC switching principle. (b) Improved modulation.

II. IDEA OF THE NPCC

Based on the survey and analysis in Section I, the principles of leakage current elimination can be summarized as follows: 1) disconnect the PV array from the utility grid in the freewheeling modes with a switch; and 2) let the common-mode voltage equal to half of the input voltage in the freewheeling modes with another switch. As a result, two basic NPC switching cells are found with two extra switches mentioned earlier combined with the original power switch to be used to build inverters instead of the original power switch.

These two basic NPC switching cells, as shown in Fig.3, are defined as P-NPCC which the clamp switch S_3 connected to the mid-point of the bridge with its collector, and N-NPCC which the clamp switch S_3 connected to the mid-point of the bridge with its emitter. There are three terminals in both of P-NPCC and N-NPCC: (P_+) or (N_+), (P_-) or (N_-), and (O_1) or (O_2).

To build a NPC inverter topology with cells mentioned, the following rules should be followed.




Fig. 7. Modulation strategies for DN-NPC.

Rule 1: Terminal (O_1) and (O_2) should be connected to the neutral point of the input split capacitors and the potential is




Fig. 8. oH5 topology proposed in [18]. (a) circuit A. (b) circuit B.

$v(O_1) = v(O_2) = 0.5U_{PV}$, where U_{PV} is the voltage of PV array.

Rule 2: The P-NPCC has its (P_+) and (P_-) to be connected to the positive terminal of PV array and output filter inductor, respectively. On the other hand, the N-NPCC has its (N_-) and (N_+) to be connected to the negative terminal of PV array and output filter inductor, respectively.

Rule 3: One NPCC at least should appear in each bridge leg. Because we have to have three switches to separate grid from the PV array and still maintain the inductor current a loop during freewheeling mode.

III. NPC TRANSFORMERLESS FULL-BRIDGE TOPOLOGIES DERIVED FROM NPCC

A. Family of Novel NPC Full-Bridge Inverters

The universal topology structure of a single-phase transformerless full-bridge inverter is shown in Fig. 4, where “AU,” “AL,” “BU,” and “BL” are four leg switch modules of the full-bridge inverter, respectively.

Conventional single-phase full-bridge inverter topology employs single power switch in each switch module. If there is only one P-NPCC or one N-NPCC employed in the inverter, the purpose of disconnecting both the positive and negative terminals of PV array from the utility grid during the freewheeling period can not be achieved. Therefore, two NPCCs should be employed in phase A and phase B, respectively, the rest still employ the original power switches. As a result, a family of novel single-phase transformerless full-bridge NPC inverters is generated, as shown in Fig. 5.

Fig. 5(a) shows the topology in which modules “AU” and “BL” employ P-NPCC and N-NPCC, respectively. Thus, this topology is named as PN-NPC inverter topology. Fig. 5(b) shows the topology in which modules “AL” and “BU” employ N-NPCC and P-NPCC, respectively. So this topology is named as




Fig. 9. Derivation of the FB-DCBP topology proposed in [7]. (a) DP&DN NPC. (b) simplified DP&DN NPC. (c) FB-DCBP.

NP-NPC inverter topology. With the same principle, the dual P-NPCC (DP-NPC) and dual N-NPCC (DN-NPC) topologies are shown in Fig. 5(c) and (d), respectively.

B. oH5 Topology Generation

In Fig. 5(c) and (d), circuit structures of phase A and phase B are the same. Thus, some of the power switches could be merged. Take the topology shown in Fig. 5(c) as an example for analysis. During the positive half period of the utility grid, S_{P11} is turned ON in the active mode, while S_{P21} turned OFF, as shown in Fig. 6(a). Therefore, the potential of terminals (P_1), (P_2), and (O) can be obtained as

$$\begin{cases} v(P_1) = U_{PV} \\ v(P_2) = v(O) = 0.5U_{PV}. \end{cases} \quad (2)$$

If S_{P21} is turned ON in the active mode, the potential of terminals (P_1) and (P_2) are equal. Due to the blocking of antiparalleled diodes of S_{P22} and S_{P23} , the topology can still operate

normally. Similarly, during the negative half period of the utility grid, S_{P11} and S_{P21} can be turned ON in the active mode. During the freewheeling, S_{P11} and S_{P21} are turned OFF, while S_{P13} and S_{P23} over the whole utility grid cycle. Therefore, $v(P_1) = v(P_2)$ is achieved.

According to the analysis above, with the improved modulation strategy shown in Fig. 6(b), the potential of terminals (P_1) and (P_2) are maintained at the same value whether in the active or freewheeling modes. That means terminals (P_1) and (P_2) can be connected directly. Then, S_{P11} is connected with S_{P21} in parallel, and S_{P13} connected with S_{P23} in parallel. The redundant switches are removed to simplify the circuit and as a result, the oH5 topology is generated, as shown in Fig. 8(a). To prevent input split capacitor C_{dc1} from shortcircuit, there must be a dead time between the drive signals of S_{P1} and S_{P2} . Moreover, if the improved modulation strategy shown in Fig. 7 is applied to DN-NPC topology, (N_1) and (N_2) can be connected directly. Then, another circuit structure of the oH5 topology is derived, as shown in Fig. 8(b), with the redundant power switches removed.

C. FB-DCBP Topology Generated

Fig. 9(a) shows the case where four NPCCs employed as all of the four switch modules. There are two P-NPCCs in "AU" and "BU", and two N-NPCCs in "AL" and "BL", respectively. According to the analysis in Section III-B, with an improved modulation strategy, the potentials of terminals (P_1) and (P_2), (N_1) and (N_2) are equal, respectively. Thus, (P_1) and (P_2), (N_1) and (N_2) can be connected directly. After the redundant switches are removed, a new topology is obtained, as shown in Fig. 9(b). Where S_{P1} and S_{N1} are turned ON in the active modes, while S_{P1} and S_{N1} are turned OFF in the freewheeling modes. Therefore, disconnection of PV array from utility grid during the freewheeling period is realized. Then, S_{N22} is turned ON during the positive half-period of the utility grid, and S_{N12} is turned ON during the negative half-period of the utility grid. As a result, the potentials of terminals (P), (N), (A), and (B) are equal during the freewheeling period. If common-mode voltage v_{CM} is higher than that of the terminal (O) in the freewheeling modes, the clamping current flows through the antiparalleled diode of S_{N3} and the common-mode voltage v_{CM} is clamped to the half of input voltage. On the other hand, the clamping current flows through the antiparalleled diode of S_{P3} when the common-mode voltage v_{CM} lower than that of the terminal (O). The common-mode voltage v_{CM} is clamped to the half of input voltage as well. Then, the switches S_{P3} and S_{N3} can be replaced by two diodes. The FB-DCBP topology is derived, as shown in Fig. 9(c).

IV. ANALYSIS ON THE PN-NPC TOPOLOGY AND COMPARISON WITH OTHER NPC TOPOLOGIES

To analyze the operation principle, the proposed PN-NPC topology is redrawn in Fig. 10.




Fig. 10. Topology of the proposed PN-NPC.




Fig. 11. Schematic of gate drive signals with unity power factor.

A. Operation Mode Analysis

Grid-tied PV systems usually operate with unity power factor. The waveforms of the gate drive signals for the proposed topology are shown in Fig. 11.

In Fig. 11, v_r is the output signal of inductor current regulator, also named as modulation signal. v_{gs1} to v_{gs8} represent the gate drive signals of power switches S_1 – S_8 , respectively.

There are four operation modes in each period of utility grid, as shown in Fig. 12.

In Fig. 12, v_{AN} is the voltage between terminal A and terminal N, and v_{BN} the voltage between terminal B and terminal N. v_{AB} is the differential-mode voltage of the topology, $v_{AB} = v_{AN} - v_{BN}$.

- 1) Mode I is the active mode in the positive half-period of the utility grid, as shown in Fig. 12(a). S_1 , S_2 , S_5 and S_6 are turned ON, and the other switches are turned OFF. $v_{AN} = U_{PV}$ and $v_{BN} = 0$; thus, $v_{AB} = U_{PV}$, and the common-mode voltage $v_{CM} = (v_{AN} + v_{BN})/2 = 0.5U_{PV}$.
- 2) Mode II is the freewheeling mode in the positive half period of the utility grid, as shown in Fig. 12(b). S_2 and S_5 are turned ON, the other switches are turned OFF. The inductor current flows through the antiparalleled diode of S_7 and S_8 . $v_{AN} = 0.5U_{PV}$ and $v_{BN} = 0.5U_{PV}$; thus, $v_{AB} = 0$, and the common-mode voltage $v_{CM} = (v_{AN} + v_{BN})/2 = 0.5U_{PV}$.
- 3) Mode III is the active mode in the negative half-period of the utility grid, as shown in Fig. 12(c). S_3 , S_4 , S_7 , and S_8 are turned ON, the other switches are turned OFF. Although S_7 and S_8 are turned ON, there is no inductor current flowing through these two switches. $v_{AN} = 0$ and $v_{BN} = U_{PV}$; thus, $v_{AB} = -U_{PV}$, and the common-mode voltage $v_{CM} = (v_{AN} + v_{BN})/2 = 0.5U_{PV}$.




Fig. 12. Equivalent circuits of operation modes (a) Active mode in the positive half period. (b) Freewheeling mode in the positive half period. (c) Active mode in the negative half period. (d) Freewheeling mode in the negative half period.




Fig. 13. Device losses distribution for NPC topologies with 1-kW power rating.

TABLE I
CALCULATED POWER LOSSES ON DEVICE

	S_1 (W)	S_2 (W)	S_3 (W)	S_4 (W)	S_5 (W)	S_6 (W)	S_7 (W)	S_8 (W)	Total losses(W)
FB-DCBP	3.562	3.562	3.562	3.562	5.315	5.315	0	0	24.878
oH5	4.833	4.316	4.833	4.316	5.315	0.039	0	0	23.652
PN-NPC	2.677	3.05	4.316	4.316	3.05	2.677	1.425	1.425	22.936

TABLE II
NUMBER OF POWER DEVICE COMPARISON

	FB-DCBP	oH5	PN-NPC
IGBT(1200V)	4	6	2
IGBT(600V)	2	0	6
Diode	2	0	0
Isolated driving power	5	5	6

- 4) Mode IV is the freewheeling mode in the negative half period of the utility grid, as shown in Fig. 12(d). S_7 and S_8 are turned ON, and the other switches are turned OFF. The inductor current flows through the antiparalleled diode of S_2 and S_5 . $v_{AN} = 0.5U_{PV}$, $v_{BN} = 0.5U_{PV}$, thus, $v_{AB} =$

TABLE III
PARAMETERS OF THE EXPERIMENTAL PROTOTYPE

Parameter	Value
Rate power	1000 W
Input voltage	380~700 V
Switching frequency	20kHz
Filter inductor L_1, L_2	3mH
Filter Capacitor	0.47uF
Grid voltage/frequency	230V/50Hz
1200V IGBT	IRG4PH40U
600V IGBT	SGH40N60UFD
1000V Diode	MUR8100T
PV parasitic capacitor C_{PV1}, C_{PV2}	0.1uF

0, and the common-mode voltage $v_{CM} = (v_{AN} + v_{BN})/2 = 0.5U_{PV}$.

Based on the above analysis, the common-mode voltage v_{CM} of the proposed topology in each operation mode is unchanged, and equals to $0.5U_{PV}$. Thus, the requirement for eliminating leakage current mentioned in Section II is fulfilled. Furthermore, the leakage current characteristic of this topology only depends on the turn-on speed of the antiparallel diodes of S_2 , S_5 , S_7 , and S_8 . Therefore, the leakage current characteristic of this topology is better than that of oH5 topology. The voltage stresses on S_3 and S_4 are equal to input voltage. The voltage stresses on S_1 , S_2 , S_5 to S_8 are the same, and equal to half input voltage.

B. Comparison of NPC Topologies

The calculated power losses on switches of the PN-NPC topology proposed, FB-DCBP topology [7] and oH5 topology [18], with the same parameters as that of the 1-kW prototypes given in Table III, are illustrated in Table I and Fig. 13. Both of the process and equations of the calculation mentioned




Fig. 14. Common-mode voltage and leakage current in FB-DCBP topology. (a) Common-mode voltage. (b) Leakage current.




Fig. 15. Common-mode voltage and leakage current in oH5 topology. (a) Common-mode voltage. (b) Leakage current.




Fig. 16. Common-mode voltage and leakage current in PN-NPC topology. (a) Common-mode voltage. (b) Leakage current.

are according to [18], [29]–[32] and omitted in this paper. On the other hand, the inductor losses in the three topologies are the same due to the same v_{AB} modulation. The numbers of power devices and isolated driving power are summarized in Table II.

From Table II, Table III, and Fig. 13, it can be seen that the power losses in PN-NPC inverter is much lower than that in FB-DCBP because the voltage rating of some switches in PN-NPC topology are 600 V, half of that in FB-DCBP. The power loss in PN-NPC inverter is close to that in oH5 which with the least number of power device. However, PN-NPC inverter features lower leakage current than oH5 as analyzed above.

V. EXPERIMENTAL RESULTS

A universal prototype of the three NPC topologies has been built up in order to verify the operation principle and compare their performances. The specifications of the NPC inverter topologies are listed in Table III. The control circuit is implemented based on a DSP chip TMS320F2808. The measure point of leakage current is shown in Fig. 4.

The common-mode voltage and the leakage current waveforms of these three topologies in unified experimental conditions are shown in Figs. 14–16, respectively. Where v_g and i_g are grid voltage and grid-tied current, respectively. v_{AN} and v_{BN} are voltages of mid-point A and B to terminal N, respectively. v_{CM} is the common-mode voltage, which equals to $0.5(v_{AN} + v_{BN})$. $i_{Leakage}$ is the leakage current. The tested leakage current of FB-DCBP, oH5, and PN-NPC inverter are 3 mA [see Fig. 14(b)], 4.5 mA [see Fig. 15(b)], and 3 mA [see Fig. 16(b)], respectively.




Fig. 17. Drain-source voltages in PN-NPC topology. (a) Voltage stress on S_3 and S_4 . (b) Voltage stress on S_7 and S_8 .

Therefore, the leakage current of FB-DCBP and PN-NPC is the same, and less than that of oH5.

The drain-source voltage waveforms of switches in PN-NPC topology are shown in Fig. 17, where v_{ds3} , v_{ds4} , v_{ds7} , and v_{ds8} are drain-source voltages of S_3 , S_4 , S_7 , and S_8 , respectively. It can be seen that the voltage stresses of all the switches shown in Fig. 17 are half of the input voltage. Furthermore, the maximum voltage stress on S_7 and S_8 are half of the input voltage. The experimental results are in accordance with the theoretical analysis well. Since PN-NPC topology uses more 600-V IGBT than the FB-DCBP topology, the conduction loss of the proposed PN-NPC topology is less.

Fig. 18 shows the differential-mode characteristic of the proposed PN-NPC topology, where v_{AB} is the differential-mode voltage. U_{dc1} and U_{dc2} are the voltages on the capacitors C_{dc1} and C_{dc2} , respectively.

From Fig. 18(a), it can be seen that the output voltage v_{AB} has three levels as U_{PV} , 0, and $-U_{PV}$. It indicates that the PN-NPC topology proposed is modulated with unipolar SPWM, and features as excellent differential-mode characteristic as FB-DCBP and oH5 topologies under unipolar SPWM. Fig. 18(b) shows the mid-point voltage waveforms of U_{dc1} and U_{dc2} . It can be seen that this voltage is well shared between these two divided capacitors.

Fig. 19 is the conversion efficiency comparison of these three NPC topologies. It is obvious that the efficiency of the proposed




Fig. 18. Differential-mode characteristic of PN-NPC topology. (a) Differential-mode waveforms. (b) Capacitor divider voltage.




Fig. 19. Efficiency comparison of three NPC topologies.

PN-NPC is the highest. The European efficiencies for FB-DCBP, oH5, and PN-NPC are 96.4%, 96.9%, and 97.2%, respectively. Experimental results show that the PN-NPC proposed topology has the same common-mode leakage current characteristic as that of FB-DCBP topology, and better than that of oH5 topology. Moreover, the power device loss of the PN-NPC topology is the lowest. Therefore, it could be a very good solution for single-phase transformerless grid-tied applications.

VI. CONCLUSION

In this paper, two basic switching cells, the P-NPCC, and the N-NPCC have been proposed for the grid-tied inverter topology generation to build NPC topologies. A systematic method of

the topology generation has been proposed. A family of single-phase transformerless full-bridge NPC inverter topologies with low leakage current based on the basic switching cell is derived. The PN-NPC topology proposed has the following advantages and evaluated by experimental results. 1) The common-mode voltage is clamped to a constant level, so the leakage current can be well suppressed effectively. 2) The excellent differential-mode characteristic is achieved like the isolated full-bridge inverter with unipolar SPWM. 3) The PN-NPC topology features the best conversion efficiency compared to that of oH5 and FB-DCBP.

The proposed NPC topologies also have the capability of injecting reactive power, which is a major advantage of future PV inverters. Therefore, the proposed NPC topology family is an attractive solution for transformerless grid-tied PV applications.

REFERENCES

- [1] S. B. Kjaer, J. K. Pederson, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1292–1306, Sep./Oct. 2005.
- [2] F. Blaabjerg, Z. Chen, and S. B. Kjaer, "Power electronics as efficient interface in dispersed power generation systems," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1184–1194, Sep. 2004.
- [3] B. Sahan, A. N. Vergara, N. Henze, A. Engler, and P. Zacharias, "A single stage PV module integrated converter based on a low-power current source inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2602–2609, Jul. 2008.
- [4] M. Calais, J. Myrzik, T. Spooner, and V. G. Agelidis, "Inverters for single phase grid connected photovoltaic systems—An overview," in *Proc. IEEE Power Electron. Spec. Conf.*, 2002, vol. 2, pp. 1995–2000.
- [5] F. Blaabjerg, Z. Chen, and S. B. Kjaer, "Power electronics as efficient interface in dispersed power generation systems," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1184–1194, Sep. 2004.
- [6] Q. Li and P. Wolfs, "A review of the single phase photovoltaic module integrated converter topologies with three different dc link configuration," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1320–1333, May. 2008.
- [7] R. Gonzalez, J. Lopez, P. Sanchis, and L. Marroyo, "Transformerless inverter for single-phase photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 693–697, Mar. 2007.
- [8] O. Lopez, F. D. Freijedo, A. G. Yepes, P. Fernandez-Comesana, J. Malvar, R. Teodorescu, and J. Doval-Gandoy, "Eliminating ground current in a transformerless photovoltaic application," *IEEE Trans. Energy Convers.*, vol. 25, no. 1, pp. 140–147, Mar. 2010.
- [9] Automatic disconnection device between a generator and the public low-voltage grid. VDE Standard 0126-1-1-2006, 2008.
- [10] H. Xiao and S. Xie, "Leakage current analytical model and application in single-phase transformerless photovoltaic grid-connected inverter," *IEEE Trans. Electromagn. Compat.*, vol. 52, no. 4, pp. 902–913, Nov. 2010.
- [11] R. Gonzalez, E. Gubia, J. Lopez, and L. Marroyo, "Transformerless single-phase multilevel-based photovoltaic inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2694–2702, Jul. 2008.
- [12] H. Xiao and S. Xie, "Transformerless split-inductor neutral point clamped three-level PV grid-connected inverter," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1799–1808, Apr. 2012.
- [13] S. V. Araujo, P. Zacharias, and R. Mallwitz, "Highly efficient single-phase transformerless inverters for grid-connected photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 57, no. 9, pp. 3118–3128, Sep. 2010.
- [14] S. Heribert, S. Christoph, and K. Jurgen, "Inverter for transforming a DC voltage into an AC current or an AC voltage," Europe Patent 1 369 985 (A2), May 13, 2003.
- [15] W. Yu, J. Lai, H. Qian, and C. Hutchens, "High-efficiency mosfet inverter with H6-type configuration for photovoltaic nonisolated ac-module applications," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1253–1260, Apr. 2011.
- [16] W. Cui, B. Yang, Y. Zhao, W. Li, and X. He, "A novel single-phase transformerless grid-connected inverter," in *Proc. IEEE IECON*, 2011, pp. 1067–1071.
- [17] M. Victor, F. Greizer, S. Bremicker, and U. Hübler, "Method of converting a direct current voltage from a source of direct current voltage, more specifically from a photovoltaic source of direct current voltage, into a alternating current voltage," U. S. Patent 7 411 802, Aug. 12, 2008.
- [18] H. Xiao, S. Xie, Y. Chen, and R. Huang, "An optimized transformerless photovoltaic grid-connected inverter," *IEEE Trans. Ind. Electron.*, vol. 58, no. 5, pp. 1887–1895, May 2011.
- [19] E. Gubia, P. Sanchis, and A. Ursua, "Ground currents in single-phase transformerless photovoltaic systems," *Prog. Photovolt.*, vol. 15, no. 7, pp. 629–650, May 2007.
- [20] T. Kerekes, R. Teodorescu, P. Rodriguez, G. Vazquez, and E. Aldabas, "A new high-efficiency single-phase transformerless PV inverter topology," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 184–191, Jan. 2011.
- [21] M. C. Cavalcanti, K. C. de Oliveira, A. M. de Farias, F. A. S. Neves, G. M. S. Azevedo, and F. C. Camboim, "Modulation techniques to eliminate leakage currents in transformerless three-phase photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1360–1368, Apr. 2010.
- [22] T. Kerekes, R. Teodorescu, M. Liserre, C. Klumpner, and M. Sumner, "Evaluation of three-phase transformerless photovoltaic inverter topologies," *IEEE Trans. Power Electron.*, vol. 24, no. 9, pp. 2202–2211, Sep. 2009.
- [23] T. F. Wu and Y. K. Chen, "Modeling PWMDC/DC converters out of basic converter units," *IEEE Trans. Power Electron.*, vol. 13, no. 5, pp. 870–881, Sep. 1998.
- [24] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," *IEEE Trans. Power Electron.*, vol. 37, no. 2, pp. 611–618, Feb. 2001.
- [25] Y.-C. Liu and Y.-M. Chen, "A systematic approach to synthesizing multiinput DC-DC converters," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 116–127, Jan. 2009.
- [26] G. Chen, Q. Liu, F. Wang, and D. Boroyevich, "A flexible loss-minimizing and stress-sharing switch cell for power converters," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 60–74, Jan. 2008.
- [27] F. Z. Peng, L. M. Tolbert, and F. Khan, "Power electronics' circuit topology—The basic switching cells," in *Proc. IEEE Power Electron. Educ. Workshop*, Recife, Brazil, 2005, pp. 52–57.
- [28] H. Wu and Y. Xing, "A family of forward converters with inherent demagnetizing features based on basic forward cells," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2828–2834, Nov. 2010.
- [29] A. D. Rajapakse, A. M. Gole, and P. L. Wilson, "Electromagnetic transients simulation models for accurate representation of switching losses and thermal performance in power electronic systems," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 319–327, Jan. 2005.
- [30] T. Shimizu and S. Iyasu, "A practical iron loss calculation for AC filter inductors used in PWM inverter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2600–2609, Jul. 2009.
- [31] Y. L. Xiong, S. Sun, H. W. Jia, P. Shea, and Z. J. Shen, "New physical insights on power MOSFET switching losses," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 525–531, Feb. 2009.
- [32] F. Hong, R. Z. Shan, H. Z. Wang, and Y. Yangon, "Analysis and calculation of inverter power loss," *Proc. Chin. Soc. Electr. Eng.*, vol. 28, no. 15, pp. 72–78, May 2008.



Li Zhang (S'11) was born in Jiangsu Province, China, in 1985. He received the B.S. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2007, where he is currently working toward the Ph.D. degree in electrical engineering at NUAA.

His main research interests include topology, control of dc-ac converter and distributed generation technology.



Kai Sun (M'12) received the B.E., M.E., and Ph.D. degrees in electrical engineering all from Tsinghua University, Beijing, China, in 2000, 2002, and 2006, respectively.

In 2006, he joined the Faculty of Electrical Engineering, Tsinghua University, where he is currently an Associate Professor. From September 2009 to August 2010, he was a Visiting Scholar of Electrical Engineering at Institute of Energy Technology, Aalborg University, Denmark. His research interests are power converters for renewable generation systems

and high performance ac motor drives.



Hongfei Wu (S'11) was born in Hebei Province, China, in 1985. He received the B.S. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2008, where he is currently working toward the Ph.D. degree in electrical engineering.

His research interests include topology and control of dc–dc converters and soft-switching dc–dc converters.



Lanlan Feng was born in Jiangsu Province, China, in 1987. She received the B.S. and M.S. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2009 and 2012, respectively.

She is currently working at Delta Electronics, Nanjing, China. Her research interest is power converters.



Yan Xing (M'03) was born in Shandong Province, China, in 1964. She received the B.S. and M.S. degrees in automation and electrical engineering from Tsinghua University, Beijing, China, in 1985 and 1988, respectively, and the Ph.D. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 2000.

Since 1988, she has been with the Faculty of Electrical Engineering, NUAA, and is currently a Professor with the Aero-Power Sci-Tech Center, College of Automation Engineering, NUAA. She has authored

more than 60 technical papers published in journals and conference proceedings and has also published three books. Her research interests include topology and control for dc–dc and dc–ac converters.