# A Family of Stateful Memristor Gates for Complete Cascading Logic 

Kyung Min Kim, Member, IEEE, and R. Stanley Williams ${ }^{\oplus}$, Senior Member, IEEE


#### Abstract

The conditional switching of memristors to execute stateful implication logic is an example of in-memory computation to potentially provide high energy efficiency and improved computation speed by avoiding the movement of data back and forth between a processing chip and memory and/or storage. Since the first demonstration of memristor implication logic, a significant goal has been to improve the logic cascading to make it more practical. Here, we describe and experimentally demonstrate nine symmetry-related Boolean logic operations by controlling conventional $\mathrm{Ta} / \mathrm{TaOx} / \mathbf{P t}$ memristors integrated in a crossbar array with applied voltage pulses to perform conditional SET or RESET switching involving two or three devices, i.e., a particular device is switched depending on the state of another device. We introduce a family of four stateful two-memristor logic gates along with the copy and negation operations that enable two-input-one-output complete logic. In addition, we reveal five stateful three-memristor gates that eliminate the need for a separate data copy operation, decreasing the number of steps required for a particular task. The diversity of gates made available by simply applying coordinated sequences of voltages to a memristor crossbar memory significantly improves stateful logic computing efficiency compared to similar approaches that have been proposed.


Index Terms-Logic circuits, Logic-in-memory, memristors, stateful logic.

## I. Introduction

AFTER a physical mechanism that exhibited the currentvoltage 'pinched hysteresis loop' of the memristor mathematical model first formulated by Chua [1] was described in 2008 by Strukov et al. [2], researchers have invented various methods for computation and logic that utilize the nonlinear dynamical resistance switching characteristic of this fundamental circuit element [3], [4]. One notable approach was stateful implication logic [5]-[12], for which sequential Boolean logic operations are performed directly on bits stored in a memory array to perform logic operations without moving data to and from a processor chip. Eliminating data transfer operations between memory and processor can in principle provide highly energy-efficient computing, especially for applications in mobile devices and the internet of things (IoT) for which extreme computational speed may not be essential [13].

[^0]Material implication (IMP) logic gates were realized with two memristors and one resistor, and are capable of synthesizing any other Boolean logic operation when complemented with a FALSE operation, i.e. an unconditional memristor RESET. It arose from the 'copy with inversion' operation first introduced by Kuekes et al. that was physically implemented by conditional resistive switching in a crossbar array, i.e. by applying appropriate voltages on the rows and columns of a crossbar such that the outcome of a resistive switching operation at one location depended on whether the resistance state at a different location was a high or low resistance [14]. The memristor-based IMP operation is expressed as $q^{\prime} \leftarrow p$ IMP $q$, where $p$ and $q$ are two input bits and $q^{\prime}$ is the output bit, which replaces the second input bit. Although this approach is in principle capable of complete logic, the fact that one of the inputs is replaced with the output makes logic cascading using only stateful implication and FALSE difficult. For example, an XOR gate, which generates the sum output for a binary adder, can be executed by ( $p$ IMP $q$ ) IMP ( $q$ IMP $p$ ) IMP 0). However, this compound operation requires that $p$ and $q$ be employed twice, so that both inputs need to be copied into other memristors in the crossbar in order for them to be re-used. Kvatinsky et al. proposed an improvement on this stateful logic approach that they called MAGIC (memristor-aided logic), which separates the output from the input cells and thus eliminates the need to copy inputs [7]. Adam et al. utilized a three-dimensional memristor crossbar array and demonstrated half-adder and full-adder operations composed of NAND and NOT instead of XOR and AND operations, where the former were executed without destroying the inputs [15]. In this way, the data overwriting problem can be avoided and logic cascading improved, but at the expense of requiring additional logic steps. In the original stateful logic approach introduced by Borghetti et al. [5], the $s \leftarrow p$ NAND $q$ operation was executed by the unconditional RESET initialization of the target memristor $(s \leftarrow 0)$, followed by two sequential IMP operations on $q$ and $s$, and then $p$ and $s$ : $p$ IMP ( $q$ IMP 0$)$ ), which required three memristors, only two of which were utilized during each step. Huang et al. developed stateful three-memristor logic operations [16], for which two memristor cells contained inputs that represented conditional states and the third memory bit was the output target. Thus, two IMP operations were merged and the total number of steps for a half-adder was reduced from fourteen to ten steps. They also showed that an AND gate was possible in two steps (the unconditional RESET initialization followed by conditional SET) in three-memristor stateful logic compared
to five steps for two-memristor operations: ( $p$ IMP ( $q$ IMP) $0)$ ) IMP 0.

By generalizing and combining the approaches above, we show here that there are actually four symmetry-related stateful two-memristor logic operations: the unconditional initialization of $p$ (either TRUE or FALSE) with each of these outcomes followed by either a conditional SET or RESET of the bit $q$ that depends on the state of $p$. For threememristor gates, there are a total of eight possibilities: two conditional switching operations on $s$ given four different initial states of $p$ and $q$ (TRUE TRUE, TRUE FALSE, FALSE TRUE and FALSE FALSE), which provide more logic gates that require fewer computational steps. Such stateful logic operates sequentially in the time domain on any bit addresses in a memristor array by connecting them to selected voltage sources from the system controller to define a particular gate, which is very different from conventional CMOS logic that utilizes a fixed spatial geometry of universal gates and latches. Accordingly, a larger selection of stateful logic gates should enable more efficient encoding and execution of a general computation. In addition, since the fundamental operations for stateful logic utilize fairly standard memory and control circuitry, this mode of computation is inherently reconfigurable and defect tolerant.

In this paper, we show diverse stateful logic gates that can be achieved by simply applying a coordinated sequence of voltages to the memristor array, which can significantly improve the computing efficiency. We describe the functioning of four symmetry-related two-memristor logic gates (IMP, OR, AND and NIMP) based on standard $\mathrm{Ta} / \mathrm{TaO}_{\mathrm{x}} / \mathrm{Pt}$ memristors in a cross bar array [17], [18], and introduce the COPY and NOT operations required for logic cascading derived from these gates. In addition, we describe five realizable threememristor gates: NOR, $p$ NIMP $q, q$ NIMP $p, \underline{\text { AND, and OR }}$ (underlined to distinguish them from the two-memristor gates) that can further reduce the number of discrete computational steps required for stateful logic. All these stateful logic gates are then experimentally demonstrated in a densely integrated $3 \times 4$ memristor crossbar. The performance and uniformity of the $\mathrm{TaO}_{x}$ memristors utilized in the crossbar here have been described elsewhere in the context of nonvolatile memory elements, with switching endurance greater than $10^{9}$ SET/RESET cycles and highly accurate and reproducible resistance states demonstrated [19]-[22]. Finally, to demonstrate how a more complex operation can be composed using the family of stateful logic gates introduced here, we illustrate that a full adder operation is possible with less than or equal to thirteen sequential computational steps.

## II. Stateful Two-Memristor Logic Gates

The two-memristor logic gates utilize two parallel resistive switches in a circuit with a series resistor. Figure 1a shows the basic circuit configuration of the components in a crossbar structure. Here, $\mathrm{M}_{\mathrm{P}}$ and $\mathrm{M}_{\mathrm{Q}}$ are the parallel memristors that store the logic inputs $p$ and $q$, respectively, and $\mathrm{R}_{\mathrm{R}}$ is the series resistor. The operating voltages $\mathrm{V}_{\mathrm{P}}, \mathrm{V}_{\mathrm{Q}}$, and $\mathrm{V}_{\mathrm{R}}$ are applied to the bit lines of $\mathrm{M}_{\mathrm{P}}$ and $\mathrm{M}_{\mathrm{Q}}$, and the word line connected to $\mathrm{R}_{\mathrm{R}}$, respectively, using circuitry appropriate for
(a)
(b)

(c)

| Voltage $[\mathrm{V}]$ |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{p}}$ |  |  |  |
| $\mathrm{V}_{\mathrm{a}}$ |  | $\mathrm{V}_{\mathrm{R}}$ |  |
| $\mathrm{I} . \boldsymbol{q}^{\prime} \leftarrow \boldsymbol{p} \mathrm{IMP} \boldsymbol{q}$ |  |  |  |
| $\mathrm{V}_{\mathrm{C} 2}$ | $\mathrm{~V}_{\text {BB }}$ | G |  |
| 1.4 | 2.1 | 0 |  |


| II. $\boldsymbol{q}^{\prime} \leftarrow \boldsymbol{p}$ OR $\boldsymbol{q}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| G | $\mathrm{V}_{\mathrm{BB}}$ | F |  |
| 0 | 2.1 | - |  |


| III. $\boldsymbol{q}^{\prime} \leftarrow \boldsymbol{p}$ AND $\boldsymbol{q}$ |  |  |
| :---: | :---: | :---: |
| $-\mathrm{V}_{\mathrm{C} 2}$ | $-\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{BB}}$ |
| -1.4 | -2.1 | 2.1 |


| IV. $\boldsymbol{q}^{\prime} \leftarrow \boldsymbol{q}$ NIMP $\boldsymbol{p}$ |  |  |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{C} 1}$ | $-\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{C} 2}$ |
| 0.7 V | -2.1 | 1.4 |

(d)

| IN |  | Node Potential [V] |  |  | OUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $p$ | $q$ | $\mathrm{~V}_{\text {WD }}$ | $\mathrm{V}_{\text {MP }}$ | $\mathrm{V}_{\text {Ma }}$ | $q^{\prime}$ |
| 0 | 0 | 0.03 | 1.37 | 2.07 | 1 |
| 0 | 1 | 1.05 | 0.35 | 1.05 | 1 |
| 1 | 0 | 0.71 | 0.69 | 1.39 | 0 |
| 1 | 1 | 1.17 | 0.23 | 0.93 | 1 |
| 0 | 0 | 1.05 | -1.05 | 1.05 | 0 |
| 0 | 1 | 2.08 | -2.08 | 0.02 | 1 |
| 1 | 0 | 0.02 | -0.02 | 2.08 | 1 |
| 1 | 1 | 1.05 | -1.05 | 1.05 | 1 |
| 0 | 0 | 2.02 | -3.42 | -4.12 | 0 |
| 0 | 1 | -0.01 | -1.39 | -2.09 | 0 |
| 1 | 0 | 0.34 | -1.74 | -2.44 | 0 |
| 1 | 1 | -0.47 | -0.93 | -1.63 | 1 |
| 0 | 0 | 1.36 | -0.66 | -3.46 | 0 |
| 0 | 1 | -0.34 | 1.04 | -1.76 | 1 |
| 1 | 0 | 1.03 | -0.33 | -3.13 | 0 |
| 1 | 1 | 0.00 | 0.70 | -2.10 | 0 |

Fig. 1. Stateful two-memristor logic gates. (a) Schematic circuit diagram showing two parallel memristors and a series resistor that constitute the logic gates. (b) The resistance switching I-V curves of a $\mathrm{Ta} / \mathrm{TaO}_{\mathrm{x}} / \mathrm{Pt}$ memristor and the switching parameters that implement the logic operations. (c) The applied voltage conditions for achieving the corresponding operations. (d) Calculated node potentials for the given conditioning states ( $p$ and $q$ ) and the resulting output $\left(q^{\prime}\right)$, with the colored bars indicating the bit that changes for each operation.
writing and erasing bits in a memory. In stateful two-memristor logic, the digital inputs are initially stored in $\mathrm{M}_{\mathrm{P}}$ and $\mathrm{M}_{\mathrm{Q}}$, and the output is overwritten into one of the two memristors that compose the gate during the conditional logic operation. Here, the input bit that is replaced by the output is called the active bit, and the unchanged bit is called the passive bit. If $p$ is the logic value of the passive bit and $q$ is that of the active bit, the general logic operation is expressed as follows:

$$
\begin{equation*}
q^{\prime} \leftarrow p \mathrm{~F} q \tag{1}
\end{equation*}
$$

where $p$ and $q$ are the two input values, $q^{\prime}$ is the output overwritten on $q$, and F stands for a specific logic function.

The above stateful logic operation performs a conditional switching process on $q$ depending on the initial values of $p$ and $q$. For example, the IMP gate yields the conditional SET of $q$ from $q=0$ to $q^{\prime}=1$ only if $p$ has a FALSE value ( $p=0$ ), where the low resistance state (LRS) and the high resistance state (HRS) of the memristor are assigned to the logic values 1 and 0 , respectively. To set the stage for what follows, the operation of the stateful IMP gate is described briefly here. When $\mathrm{V}_{\mathrm{P}}, \mathrm{V}_{\mathrm{Q}}$, and $\mathrm{V}_{\mathrm{R}}$ are applied as in Fig. 1a, depending on the state of $M_{P}$, the node voltage on $M_{Q}$ will be approximately $\left(\mathrm{V}_{\mathrm{Q}}-\mathrm{V}_{\mathrm{P}}\right)$ if $\mathrm{M}_{\mathrm{P}}$ is in the LRS or $\left(\mathrm{V}_{\mathrm{Q}}-\mathrm{V}_{\mathrm{R}}\right)$ if in the HRS. Therefore, by choosing the appropriate applied
voltage levels to make $\left(\mathrm{V}_{\mathrm{Q}}-\mathrm{V}_{\mathrm{P}}\right)$ lower than the SET switching voltage and $\left(\mathrm{V}_{\mathrm{Q}}-\mathrm{V}_{\mathrm{R}}\right)$ higher, $\mathrm{M}_{\mathrm{Q}}$ will be SET only if $\mathrm{M}_{\mathrm{P}}$ is in the HRS, which satisfies the definition $q^{\prime} \leftarrow p$ IMP $q$.

The IMP gate changes the state of $q$ corresponding to only one pair ( $p=0$ and $q=0$ ) among four possible input states, so there should be three other symmetry-related two-memristor stateful logic operations that belong to the same family. To illustrate the potential gates, consider a $\mathrm{Ta} / \mathrm{TaO}_{\mathrm{x}} / \mathrm{Pt}$ memristor. Figure 1 b shows the memristive switching curves that implement the gates and summarizes the switching parameters. $\mathrm{R}_{\text {LRS }}$ and $\mathrm{R}_{H R S}$ are the resistance values in the LRS and HRS that correspond to the logic values 1 and 0 , respectively. $\mathrm{V}_{\text {SET }}$ and $\mathrm{V}_{\text {RST }}$ are the transition voltages from the HRS to the LRS and from the LRS to the HRS, respectively. $\mathrm{V}_{\mathrm{WRT}}$ and $\mathrm{V}_{\text {ERS }}$ are the unconditional writing and erasing voltages, respectively, which are higher in magnitude than $\mathrm{V}_{\text {SET }}$ and $\mathrm{V}_{\text {RST }}$. For reliable operation of the logic gates, the following criteria need to be satisfied:

1) For a memristor to be unconditionally switched to the LRS or the HRS, it must be biased to a voltage amplitude higher than $\mathrm{V}_{\text {WRT }}$ or $\mathrm{V}_{\text {ERS }}$, respectively, for guaranteed SET or RESET initialization of an input bit value for the logic gate.
2) For a memristor to remain in the LRS or HRS during a logic operation, the applied voltage magnitude must be lower than $\mathrm{V}_{\text {SET }}$ or $\mathrm{V}_{\text {RES }}$, respectively, to prevent an unwanted switching event.
Therefore, for practical operation, no positive voltages between $\mathrm{V}_{\mathrm{SET}}$ and $\mathrm{V}_{\text {WRT }}$ (from +1.5 V to +2.0 V in Fig. 1b) or negative voltages between $\mathrm{V}_{\text {RES }}$ and $\mathrm{V}_{\text {ERS }}$ (from -2 V to -3 V in Fig. 1b) should be applied to any memristors to avoid unintended or unstable switching.

With these guidelines, the required operating characteristics of stateful two-memristor logic operations can be calculated from experimentally measured parameters, given that the individual devices yield reproducible and uniform results within some error tolerance. To implement the full set of operations, four voltage levels are required: $\mathrm{V}_{\mathrm{BB}}$ (the highest bit line voltage, set to 2.1 V here $), \mathrm{V}_{\mathrm{C} 1}\left(=1 / 3 \mathrm{~V}_{\mathrm{BB}}\right), \mathrm{V}_{\mathrm{C} 2}\left(=2 / 3 \mathrm{~V}_{\mathrm{BB}}\right)$ and $G(=0 \mathrm{~V})$. In this study, the value of $R_{R}$ is fixed to $R_{\text {LRS }}(\sim 1 \mathrm{k} \Omega)$, but other resistance values may be chosen in order to optimize logic performance or voltage margins. Also, the series resistance can be adjusted to compensate for the range of leakage currents that may exist for a particular system. Figure 1c shows the voltage input conditions to define each of the four logic gates. Figure 1d shows the calculated node potentials at the word line ( $\mathrm{V}_{\mathrm{WD}}$ in Fig. 1a), $\mathrm{M}_{\mathrm{P}}$ and $\mathrm{M}_{\mathrm{Q}}$ ( $\mathrm{V}_{\mathrm{MP}}$ and $\mathrm{V}_{\mathrm{MQ}}$ in Fig. 1a, respectively) for the given input bits ( $p$ and $q$ ) and the voltage conditions given in Fig. 1c, and the resulting value of the output bit $q^{\prime}$. In Fig. 1d, the node voltage amplitudes exceeding $\mathrm{V}_{\mathrm{WRT}}(2 \mathrm{~V})$ and $\mathrm{V}_{\text {RES }}$ $(-2 \mathrm{~V})$ are marked in red and blue bold fonts, respectively. The applied $\mathrm{V}_{\text {WRT }}(2 \mathrm{~V}$ ) was chosen as described above to guarantee unconditional SET switching, whereas $\mathrm{V}_{\text {RES }}(-2 \mathrm{~V})$ was chosen for the RESET switching baseline instead of $\mathrm{V}_{\mathrm{ERS}}$ $(-3 \mathrm{~V})$, which requires some explanation. Consider a series connection of one memristor $\left(\mathrm{M}_{\mathrm{P}}\right)$ in the LRS (chosen to be $1 \mathrm{k} \Omega)$ and one resistor $\left(R_{R}=R_{\text {LRS }}\right.$, i.e. also $\left.1 \mathrm{k} \Omega\right)$, as shown
in Fig. 1a, and assume $V_{P}$ and $V_{R}$, respectively, are applied at the nodes. The potential $\left(V_{P}-V_{R}\right)$ is divided equally between $M_{P}$ and $R_{R}$ by the voltage divider effect. Resetting of $M_{P}$ is triggered when $\left(\mathrm{V}_{\mathrm{P}}-\mathrm{V}_{\mathrm{R}}\right) / 2$ becomes -2 V , which is the $\mathrm{V}_{\text {RES }}$ threshold. After $M_{P}$ resets, its resistance is increased, which leads to a spontaneous increase of the node potential on $\mathrm{M}_{\mathrm{P}}$ caused by the change of the voltage divider. If the resistance increase of $M_{P}$ is just a factor of 3 , which is a relatively small change for a $\mathrm{TaO}_{\mathrm{x}}$ memristor, $\mathrm{M}_{\mathrm{P}}$ can experience a potential of at least -3 V out of the total -4 V applied voltage. Because of the potential redistribution, the value of -2 V for $\mathrm{V}_{\text {RES }}$ is large enough to guarantee stable RESET switching.

The IMP gate from Ref. 5 is obtained by setting $V_{P}, V_{Q}$ and $\mathrm{V}_{\mathrm{R}}$ to $\mathrm{V}_{\mathrm{C} 2}, \mathrm{~V}_{\mathrm{BB}}$ and G , respectively. In this configuration, the node voltage on $\mathrm{M}_{\mathrm{Q}}$ exceeds the $\mathrm{V}_{\mathrm{WRT}}$ only if $p=0$ and $q=0$; otherwise, both the node voltages on $\mathrm{M}_{\mathrm{P}}$ and $\mathrm{M}_{\mathrm{Q}}$ are suppressed below $\mathrm{V}_{\mathrm{SET}}$. Another conditional SET is possible that can change the input $q=0$ to output $q^{\prime}=1$ only if $p=1$, which is the definition of a logical OR gate. For this operation, $\mathrm{V}_{\mathrm{P}}$ and $\mathrm{V}_{\mathrm{Q}}$ are set to G and $\mathrm{V}_{\mathrm{BB}}$, respectively, while $V_{R}$ is floated. This forms a series connection of $M_{P}$ and $M_{Q}$ through the word line, where the two memristors have opposite switching polarity. The potential difference between the two bit lines $\left(\mathrm{V}_{\mathrm{P}}-\mathrm{V}_{\mathrm{Q}} \sim \mathrm{V}_{\mathrm{WRT}}\right)$ is divided between the memristors in proportion to their resistance. If both states are equal, i.e. either $p=q=0$ or $p=q=1$, then $\mathrm{V}_{\mathrm{WRT}}$ is equally distributed across the two memristors and thus neither can switch. If $p=1$ and $q=0$, most of $\mathrm{V}_{\text {WRT }}$ drops across $\mathrm{M}_{\mathrm{Q}}$, which will then switch from 0 to 1 . If $p=0$ and $q=1, \mathrm{~V}_{\mathrm{WRT}}$ drops across $M_{P}$ but with opposite polarity corresponding to reset switching, which is a null operation since $M_{P}$ is already in the HRS.

Similarly, conditional RESET is also possible using appropriate voltage conditions to implement both AND and NIMP gates. The bias conditions and the node voltages for both gates are also shown in Figures 1c and 1d, respectively. For the AND gate, $\mathrm{V}_{\mathrm{P}}, \mathrm{V}_{\mathrm{Q}}$ and $\mathrm{V}_{\mathrm{R}}$ are set to $-\mathrm{V}_{\mathrm{C} 2},-\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{BB}}$, respectively. Then, as shown in Figure 1d, $q=1$ is changed to $q^{\prime}=0$ only if $p=0$. Although the reset voltage applied to the HRS has no effect on a logic operation, a voltage amplitude as high as -4.12 V may cause breakdown of the device. This is prevented by the self-limiting RESET switching behavior associated with the voltage divider effect [23]. For the NIMP gate, $\mathrm{V}_{\mathrm{P}}, \mathrm{V}_{\mathrm{Q}}$ and $\mathrm{V}_{\mathrm{R}}$ are set to $\mathrm{V}_{\mathrm{C} 1},-\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{C} 2}$, respectively, which results in $q=1$ being changed to $q^{\prime}=0$ only if $p=1$. The voltage conditions shown in Figure 1c for demonstrating the conditional SET and RESET are easily realized by the circuit. Given the four symmetry-related gates IMP, OR, AND and NIMP, it is in principle possible to construct serial logic operations that require significantly fewer steps and thus take less time and energy to complete than if only stateful IMP is available.

## III. Non-Destructive Two-Memristor Logic Cascading

Efficient logic cascading should satisfy two conditions: 1) the input bits should not be overwritten so that they can
(a)

| $\boldsymbol{s}^{\prime} \leftarrow \operatorname{COPY} \boldsymbol{q}$ | $\mathbf{M}_{\mathbf{Q}}$ | $\mathbf{M}_{\mathbf{s}}$ |
| :--- | :---: | :---: |
| Step 1: $s \leftarrow 0($ RESET $)$ | $q$ | 0 |
| Step 2 $: s^{\prime} \leftarrow q$ OR $s$ | $q$ | $q$ |
| Step 1: $s \leftarrow 1$ (SET) | $q$ | 1 |
| Step 2 $: s^{\prime} \leftarrow q$ AND $s$ | $q$ | $q$ |

(b)

| $\boldsymbol{s}^{\prime} \leftarrow \mathbf{C O P Y} \neg \boldsymbol{q}$ | $\mathbf{M}_{\mathbf{Q}}$ | $\mathbf{M}_{\mathbf{s}}$ |
| :--- | :---: | :---: |
| Step 1: $s \leftarrow 0($ RESET $)$ | $q$ | 0 |
| Step 2 $: s^{\prime} \leftarrow q$ IMP $s$ | $q$ | $\neg q$ |
| Step 1: $s \leftarrow 1($ SET | $q$ | 1 |
| Step 2 $: s^{\prime} \leftarrow s$ NIMP $p$ | $q$ | $\neg q$ |

Fig. 2. COPY and NOT gates. (a) two methods for achieving $s^{\prime} \leftarrow \operatorname{COPY} q$. (b) two methods for achieving $s^{\prime} \leftarrow \mathrm{COPY} \neg q(=$ NOT $q)$.
be used multiple times, and 2) the output bit should be stored at a designated memory address for easy data access and subsequent logic operations. Therefore, the optimum condition for logic cascading can be expressed as

$$
\begin{equation*}
s \leftarrow p \mathrm{~F} q \tag{2}
\end{equation*}
$$

where $p$ and $q$ are the two inputs, and $s$ is the third designated bit for recording the output. To achieve Eq. (2), a data copy operation for any original input bit to a target address is required to clone the active bit. The sequence using the copy operation followed by a two-memristor gate requires two steps:

1) Copy the datum in the active bit (e.g. $q$ ) to $s, s \leftarrow q$
2) Execute the logic operation using $p$ and $s, s^{\prime} \leftarrow p \mathrm{~F} s$

In this way, the output of the logic operation between $p$ and $q$ can be recorded to $s$ without destroying the active input $q$.

Figure 2a shows two ways to implement a COPY with memristor gates (OR or AND), depending on the initial value (HRS or LRS) of the target bit, $s$. Both sequences that copy the datum of $q$ to $s$ can be expressed as follows:

$$
\begin{equation*}
s^{\prime} \leftarrow \operatorname{COPY} q\left(\text { or } s^{\prime} \leftarrow q\right) \tag{3}
\end{equation*}
$$

Similarly, the two-memristor gates IMP and NIMP can be used for negation after the SET or RESET initialization of $s$, respectively, and generate NOT $q$ gates, which is shown in Fig. 2b. Both sequences that copy the negation of the datum of $q$ to $s$ can be expressed as follows:

$$
\begin{equation*}
s^{\prime} \leftarrow \operatorname{NOT} q\left(\text { or } s^{\prime} \leftarrow \neg q\right) \tag{4}
\end{equation*}
$$

Consequently, the logic operation F is rendered nondestructive via the COPY (or NOT) operation followed by one of the two-memristor gates. Furthermore, the COPY operation can transfer data from either $p$ or $q$ to $s$, so this approach allows the outputs of the input-order-dependent gates (IMP and NIMP) to be recorded to the designated bit, $s$, which was not the case without the copy operation; i.e. the outputs of $p$ IMP $q$ and $q$ IMP $p$ were recorded to $q^{\prime}$ and $p^{\prime}$, respectively. Therefore, the COPY operation not only enables logic cascading but also facilitates the data handling.

In this fashion, thirteen out of the total of sixteen two-input Boolean logic operations can in principle be executed within three steps including initialization, COPY or NOT, and one of the four symmetry-related two-memristor gates. The TRUE and FALSE operations correspond to the unconditional SET and RESET memristor initializations, respectively, so both require only one step. The COPY $p$, COPY $q$, NOT $p$ and NOT $q$ operations require two steps, while $p$ OR $q$ $(=q$ OR $p), p$ AND $q(=\mathrm{q}$ AND $p), p$ IMP $q, q$ IMP $p$, $p$ NIMP $q$ and $q$ NIMP $p$ can be executed by copying either $q$ or $p$ to s followed by the application of the corresponding two-memristor gate, so they each require three steps. If the negation of $p$ or $q$ is copied to $s$ using the NOT $q$ operation, the two-memristor gates yield the following operations: $p$ OR $\neg q$ and $q$ OR $\neg p$ yield $q$ IMP $p$ and $p$ IMP $q$, respectively; $p$ AND $\neg q$ and $q$ AND $\neg p$ yield $p$ NIMP $q$ and $q$ NIMP $p$, respectively; both $p$ IMP $\neg q$ and $q$ IMP $\neg p$ yield $p$ NAND $q$; and both $p$ NIMP $\neg$ and $q$ NIMP $\neg p$ yield $p$ AND $q$. We thus observe the detailed symmetry relationships for this family of stateful memristor logic gates. The remaining three Boolean operations, NOR, EQUAL and XOR, require at least four memory cells using two-memristor gates. The NOR operation is equivalent to applying the OR gate first followed by NOT, which requires five steps (three steps for OR and two steps for NOT) according to the following sequence: $t^{\prime} \leftarrow$ COPY $q ; t^{\prime \prime} \leftarrow p$ OR $t^{\prime} ; s^{\prime} \leftarrow$ NOT $t^{\prime \prime}$. The EQUAL and XOR operations each require seven steps: EQUAL corresponds to $s \leftarrow \mathrm{COPY} q ; t \leftarrow \mathrm{COPY} q ; s^{\prime} \leftarrow(p \mathrm{OR} t) \operatorname{IMP}(p \mathrm{AND} s) ;$ and XOR to $s \leftarrow \operatorname{COPY} q ; t \leftarrow \operatorname{COPY} q ; s^{\prime} \leftarrow(p$ OR $t)$ NIMP ( $p$ AND $s$ ), which are summarized in Figure 3.

In summary, the family of stateful two-memristor logic gates enable the COPY and NOT operations that make more efficient logic cascading possible. Moreover, they reduce the number of steps required for executing many serial logic operations. However, the complexity of executing two-memristor NOR, EQUAL and XOR logic operations provides an incentive to look at other gate structures and operating procedures that may be even more efficient.

## IV. Stateful Three-Memristor Logic Gates

Three-memristor logic gates are also possible and potentially very useful. Figure 4 a shows the schematic configuration for a three-memristor logic operation, for which three memristors $\left(\mathrm{M}_{\mathrm{P}}, \mathrm{M}_{\mathrm{Q}}\right.$ and $\left.\mathrm{M}_{\mathrm{S}}\right)$ with logic values $p, q$ and $s$, respectively, are connected in parallel to share the same word line with one series resistor $\left(\mathrm{R}_{\mathrm{R}}\right)$. The three-memristor logic operations are executed as follows:

1) Initialize $s ; s \leftarrow 0$ (RESET)
2) Execute $\underline{\mathrm{F}} ; s^{\prime} \leftarrow p \underline{\mathrm{~F}} q$
where both $p$ and $q$ are passive input bits in this case, $s$ is the active output bit, and $\underline{F}$ (underlined $F$ ) stands for the specific logic operation performed by the manipulation of voltages in a crossbar containing three memristors that implement the gate.

Three-memristor operations provide more degrees of freedom and a larger number of potential gates. However, because of the practical upper limit to the voltage source magnitude, only some of the possibilities can be implemented within

|  | Input |  |
| :---: | :---: | :---: |
| $p$ | 1100 |  |
| $q$ | 1010 |  |
| Gates | Output | Two-memristor Gate Sequences |
| TRUE | 1111 | $s \leftarrow$ SET |
| $p$ ORq | 1110 | $s^{\prime} \leftarrow \operatorname{COPY} q ; s^{\prime \prime} \leftarrow p$ OR $s^{\prime}$ |
| $q$ IMP $p$ | 1101 | $s^{\prime} \leftarrow \operatorname{COPY} p ; s^{\prime \prime} \leftarrow q \mathrm{IMP} s^{\prime}$ |
| $p$ | 1100 | $s^{\prime} \leftarrow \operatorname{COPY} p$ |
| $p \mathrm{IMPq}$ | 1011 | $s^{\prime} \leftarrow \operatorname{COPY} q ; s^{\prime \prime} \leftarrow p \mathrm{IMP} s^{\prime}$ |
| $q$ | 1010 | $s^{\prime} \leftarrow \operatorname{COPY} q$ |
| $p \mathrm{EQUAL} q$ | 1001 | $\begin{aligned} & s^{\prime} \leftarrow \operatorname{COPY} q ; t^{\prime} \leftarrow \operatorname{COPY} q ; t^{\prime \prime} \leftarrow p \text { OR } t^{\prime} ; \\ & s^{\prime \prime} \leftarrow p \text { AND } s^{\prime} ; s^{\prime \prime \prime} \leftarrow t^{\prime \prime} \text { IMP } s^{\prime \prime} \end{aligned}$ |
| $p$ AND $q$ | 1000 | $s^{\prime} \leftarrow \operatorname{COPY} q ; s^{\prime \prime} \leftarrow \mathrm{p}$ AND $s^{\prime}$ |
| $p$ NAND $q$ | 0111 | $s^{\prime} \leftarrow \mathrm{NOT} q ; s^{\prime \prime} \leftarrow \mathrm{pIMP} s^{\prime}$ |
| $p \mathrm{XOR} q$ | 0110 | $\begin{aligned} & s^{\prime} \leftarrow \operatorname{COPY} q ; t^{\prime} \leftarrow \operatorname{COPY} q ; s^{\prime \prime} \leftarrow p \text { AND } s^{\prime} ; \\ & t^{\prime \prime} \leftarrow p \text { OR } t^{\prime} ; s^{\prime \prime \prime} \leftarrow t^{\prime \prime} \text { NIMP } s^{\prime \prime} \end{aligned}$ |
| NOTq | 0101 | $s^{\prime} \leftarrow \operatorname{NOT} q ;$ |
| $p$ NIMP q | 0100 | $s^{\prime} \leftarrow \operatorname{COPY} q ; s^{\prime \prime} \leftarrow p$ NIMP $s^{\prime}$ |
| NOT $p$ | 0011 | $s^{\prime} \leftarrow$ NOT $p$ |
| $q$ NIMP $p$ | 0010 | $s^{\prime} \leftarrow \operatorname{COPY} q ; s^{\prime \prime} \leftarrow q$ NIMP $s^{\prime}$ |
| $p$ NOR $q$ | 0001 | $t^{\prime} \leftarrow \operatorname{COPY} q ; t^{\prime \prime} \leftarrow p$ OR $t^{\prime} ; s^{\prime} \leftarrow \mathrm{NOT} t^{\prime \prime}$ |
| FALSE | 0000 | $s \leftarrow$ RESET |

Fig. 3. Sequences for executing the 16 Boolean logic gates by stateful twologic gates. Note that the COPY and NOT gates constitute two steps including one initialization step (either SET or RESET) and one two-memristor gate.
the constraints of the memory circuit. For the $\mathrm{Ta} / \mathrm{TaO}_{\mathrm{x}} / \mathrm{Pt}$ memristor in Figure 1b, the five realizable operations are $q$ NOR $p, q$ NIMP $p, p$ NIMP $q, q$ AND $p$ and $q$ OR $p$. The first four gates are those that change the state of $s$ from 0 to 1 only if the conditional values of $p$ and $q$ are ( 00 ), (01), (10) or (11), respectively. These four operations can be executed after initializing $s$ to 0 by applying appropriate voltages to $\mathrm{V}_{\mathrm{P}}, \mathrm{V}_{\mathrm{Q}}, \mathrm{V}_{\mathrm{S}}$ and $\mathrm{V}_{\mathrm{R}}$, for which the bias conditions are shown in Figure 4b. Figure 4c shows the node potentials at the given inputs and applied voltage conditions, and the resulting output at $s^{\prime}$. In the first tables in Figures 4 b and 4 c , the conditional SET of $\mathrm{M}_{\mathrm{S}}$ is possible only if both $\mathrm{M}_{\mathrm{P}}$ and $\mathrm{M}_{\mathrm{Q}}$ are in the HRS and by setting $\mathrm{V}_{\mathrm{P}}=\mathrm{V}_{\mathrm{Q}}=\mathrm{V}_{\mathrm{C} 2}, \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{R}}=\mathrm{G}$, which results in the NOR gate. If at least one of $p$ or $q$ is in the LRS, $\mathrm{V}_{\mathrm{P}}$ or $\mathrm{V}_{\mathrm{Q}}$ can increase the word line potential ( $\mathrm{V}_{\mathrm{WD}}$ ) and consequently decrease the node voltage on $\mathrm{M}_{\mathrm{S}}\left(\mathrm{V}_{\mathrm{MS}}\right)$ below $\mathrm{V}_{\text {SET }}$. In the second and third tables in Figures 4 b and 4 c , setting $\mathrm{V}_{\mathrm{P}}=\mathrm{G}$ and $\mathrm{V}_{\mathrm{Q}}=\mathrm{V}_{\mathrm{C} 2}$ yields $q$ NIMP $p$, and $\mathrm{V}_{\mathrm{P}}=\mathrm{V}_{\mathrm{C} 2}$ and $\mathrm{V}_{\mathrm{Q}}=\mathrm{G}$ yields $p$ NIMP $q$, providing that $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{R}}$ is floating. Under these conditions, the node voltage on $\mathrm{M}_{\mathrm{S}}$ exceeds $\mathrm{V}_{\text {WRT }}$ only if ( $p=0$ and $q=1$ ) or ( $p=1$ and $q=0$ ). In the fourth table in Figures 4 b and 4 c , the AND gate is possible by setting $\mathrm{V}_{\mathrm{P}}=\mathrm{V}_{\mathrm{Q}}=-\mathrm{V}_{\mathrm{C} 2}, \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{BB}}^{\prime}$ and $\mathrm{V}_{\mathrm{R}}=\mathrm{V}_{\mathrm{BB}}$, where $\mathrm{V}_{\mathrm{BB}}^{\prime}$ is 1.8 V , which is an additional required voltage level. Finally, as shown in the fifth table in Figures $4 b$ and $4 c$, the OR gate is also readily obtained by applying $\mathrm{V}_{\mathrm{P}}=\mathrm{V}_{\mathrm{Q}}=\mathrm{G}, \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{BB}}$ and floating $\mathrm{V}_{\mathrm{R}}$ (another possible condition for the OR gate is $\mathrm{V}_{\mathrm{P}}=\mathrm{V}_{\mathrm{Q}}=-\mathrm{V}_{\mathrm{C} 1}, \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{R}}=\mathrm{V}_{\mathrm{C} 2}$ ).
(a)
(b)

| Voltage [V] |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{p}}$ | $\mathrm{V}_{0}$ | $\mathrm{V}_{5}$ | $\mathrm{V}_{\mathrm{R}}$ |
| I. $s^{\prime} \leftarrow p$ NOR $q$ |  |  |  |
| $\mathrm{V}_{\mathrm{C} 2}$ | $\mathrm{V}_{\mathrm{C} 2}$ | $\mathrm{V}_{\text {BB }}$ | G |
| 1.4 | 1.4 | 2.1 | 0 |
| II. $s^{\prime} \leftarrow q$ NIMP $p$ |  |  |  |
| G | $\mathrm{V}_{\mathrm{C} 2}$ | $V_{B B}$ | F |
| 0 | 1.4 | 2.1 | - |


| IN |  | Node Potential [V] |  |  |  | OUT |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $p$ | $q$ | $s$ | $\mathrm{~V}_{\text {WD }}$ | $\mathrm{V}_{\text {MP }}$ | $\mathrm{V}_{\text {MO }}$ | $\mathrm{V}_{\text {MS }}$ | $s^{\prime}$ |
| 0 | 0 | 0 | 0.05 | 1.35 | 1.35 | 2.05 | 1 |
| 0 | 1 | 0 | 0.71 | 0.69 | 0.69 | 1.39 | 0 |
| 1 | 0 | 0 | 0.71 | 0.69 | 0.69 | 1.39 | 0 |
| 1 | 1 | 0 | 0.94 | 0.46 | 0.46 | 1.16 | 0 |
| 0 | 0 | 0 | 1.16 | 0.24 | -1.16 | 0.94 | 0 |
| 0 | 1 | 0 | 0.03 | 1.37 | -0.03 | 2.07 | 1 |
| 1 | 0 | 0 | 1.39 | 0.01 | -1.39 | 0.71 | 0 |
| 1 | 1 | 0 | 0.71 | 0.69 | -0.71 | 1.39 | 0 |


| III. $\boldsymbol{s}^{\prime} \leftarrow \boldsymbol{p}$ NIMP $\boldsymbol{q}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{C} 2}$ | G | $\mathrm{V}_{\mathrm{BB}}$ | F |
| 1.4 | 0 | 2.1 | - |


| IV. $\boldsymbol{s}^{\prime} \leftarrow \boldsymbol{p}$ AND $\boldsymbol{q}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $-\mathrm{V}_{\mathrm{C} 2}$ | $-\mathrm{V}_{\mathrm{C} 2}$ | $\mathrm{~V}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{BB}}$ |
| -1.4 | -1.4 | 1.8 | 2.1 |


| V. $\boldsymbol{s}^{\prime} \leftarrow \boldsymbol{p}$ OR $\boldsymbol{q}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| G | G | $\mathrm{V}_{\mathrm{BB}}$ | F |
| 0 | 0 | 2.1 | - |

Fig. 4. Stateful three-memristor logic gates. (a) Schematic circuit diagram showing three parallel memristors and a series resistor that constitute the logic gates. (b) The applied voltage conditions for achieving the corresponding operations. (c) Calculated node potentials for the given conditioning states ( $p, q$ and $s$ ) and the resulting output $\left(s^{\prime}\right)$, with the colored bars indicating the bit(s) that change for each operation.

The advantage of these three-memristor logic gates is that they further reduce the number of steps for sequential logic; OR, AND, NOR and NIMP can be executed without an explicit COPY or NOT step, and thus require only two steps each. In addition, the EQUAL and XOR operations can now be performed within three memristors and three steps. The EQUAL operation is achieved by executing NOR and AND gates in any sequence, and the XOR operation requires $q$ NIMP $p$ and $p$ NIMP $q$ operations after the RESET initialization of $s$. These are summarized in Figure 5. Figure 6 compares the number of sequential steps using two-memristor gates only and the optimum combination of two- and three-memristor gates required to synthesize all sixteen Boolean operations on two inputs, with the average number of steps being 3.1 and 2.2 , respectively. This demonstrates that adopting the threememristor gates can on average be $\sim 29 \%$ more efficient in terms of the number of computational steps even before taking into consideration the decreased number of memristors required for a calculation.

## V. Experimental Demonstration of The Basic Gates

The successful experimental operation of the stateful two- and three-memristor gates described above within an

|  | Input |  |
| :---: | :---: | :---: |
| $p$ | 1100 |  |
| 9 | 1010 |  |
| Gates | Output | Three-memristor Gate Sequences |
| TRUE | 1111 | - |
| $p$ ORq | 1110 | $s \leftarrow \operatorname{RESET} ; s^{\prime} \leftarrow p \underline{\mathrm{OR} q}$ |
| $q$ IMP $p$ | 1101 | - |
| $p$ | 1100 | - |
| $p$ IMP q | 1011 | - |
| $q$ | 1010 | - |
| $p$ EQUAL $q$ | 1001 | $s \leftarrow \operatorname{RESET} ; s^{\prime} \leftarrow p \underline{\left.\text { NOR } q ; s^{\prime \prime} \leftarrow p \text { AND } q\right]}$ |
| $p$ AND $q$ | 1000 | $s \leftarrow$ RESET; $s^{\prime} \leftarrow p$ AND $q$ |
| $p$ NAND $q$ | 0111 | - |
| $p \mathrm{XOR} q$ | 0110 | $s \leftarrow \operatorname{RESET} ; s^{\prime} \leftarrow q \underline{\text { NIMP }} p ; s^{\prime \prime} \leftarrow p$ NIMP $q$ |
| NOTq | 0101 | - |
| $p$ NIMP q | 0100 | $s \leftarrow$ RESET $s ; s^{\prime} \leftarrow p$ NIMP $q$ |
| NOT $p$ | 0011 | - |
| $q$ NIMP $p$ | 0010 | $s \leftarrow$ RESET $s ; s^{\prime} \leftarrow q$ NIMP $p$ |
| $p$ NOR $q$ | 0001 | $s \leftarrow \operatorname{RESET} s ; s^{\prime} \leftarrow p$ NOR $q$ |
| FALSE | 0000 | $s \leftarrow$ RESET |

Fig. 5. Sequences for executing the 16 Boolean logic gates by stateful three-memristor logic gates. Dash (-) means that the number of steps using three-memristor is not reduced compared to the two-memristor gate.


Fig. 6. Efficiency of two-memristor gates vs. combined two- and threememristor gates. The number of computational steps for executing all 16 Boolean logic operations for two inputs using only the two-memristor gates (blue) and the optimal combination of two- and three-memristor gates (red) are plotted. The average values are compared on the right of the graph.
integrated $3 \times 4$ crossbar is summarized in Figure 7. This demonstration utilized a minimum sized but fully populated crossbar to show that the gate operations are experimentally feasible. For operations embedded in a larger crossbar, additional constraints and use of a different series resistance may be necessary to compensate for possible sneak path currents. Figure 7a shows the device configuration for the electrical testing where four bias voltages $\left(\mathrm{V}_{\mathrm{P}}, \mathrm{V}_{\mathrm{Q}}, \mathrm{V}_{\mathrm{S}}\right.$, and $\mathrm{V}_{\mathrm{R}}$ ) can be applied to the four contacts independently. In each column of the array in Figure 7a, three memristors ( $\mathrm{M}_{\mathrm{P}}, \mathrm{M}_{\mathrm{Q}}$, and $\mathrm{M}_{\mathrm{S}}$ ) sharing the same word line can be utilized


Fig. 7. Experimental validation of the two- and three-memristor gates. (a) a schematic of the $3 \times 4$ crossbar array prepared for the demonstration. Three bits sharing the same column compose one gate. The four columns are for four conditional inputs. (b) The voltage application process for reading input, executing the logic gate, and reading the output. (c) and (d) show the read data of logic inputs and outputs of two-memristor and three-memristor gates, respectively.
as a configurable stateful logic gate. The intrinsic resistance of the wire connecting each column to the respective contact pad determines $\mathrm{R}_{\mathrm{R}}$. Before implementing the logic gates, different input values $\left[\mathrm{M}_{\mathrm{P}}, \mathrm{M}_{\mathrm{Q}}, \mathrm{M}_{\mathrm{S}}\right.$ ] were stored in each column: [000] in Col\#1, [010] in Col\#2, [100] in Col\#3, and [110] in Col\#4. The selected column was biased to $\mathrm{V}_{\mathrm{R}}$ while others were floated. Figure 7b shows the biasing sequences on the four contacts to read the input data, implement the logic gate, and read the output data. For the input READs, a quasi-DC stepvoltage with amplitude 0.2 V and width $100 \mu \mathrm{~s}$ was applied sequentially to $\mathrm{V}_{\mathrm{P}}, \mathrm{V}_{\mathrm{Q}}$, and $\mathrm{V}_{\mathrm{S}}$ while $\mathrm{V}_{\mathrm{R}}$ was grounded, and the resulting currents were measured to determine $\mathrm{M}_{\mathrm{P}}$, $\mathrm{M}_{\mathrm{Q}}$ and $\mathrm{M}_{\mathrm{S}}$. In the logic execution step, the appropriate voltages were supplied for $\mathrm{V}_{\mathrm{P}}$ and $\mathrm{V}_{\mathrm{R}}$ for the two-memristor gates, or for $\mathrm{V}_{\mathrm{P}}, \mathrm{V}_{\mathrm{Q}}$, and $\mathrm{V}_{\mathrm{R}}$ for the three-memristor gates. Initially, only DC voltages for the passive bit or bits were applied. Figure 7b shows the example of AND, which is the most complicated three-memristor gate; a constant -1.4 V was supplied for $\mathrm{V}_{\mathrm{P}}$ and $\mathrm{V}_{\mathrm{Q}}$, and 2.1 V for $\mathrm{V}_{\mathrm{R}}$, as prescribed in Fig. 4d. Then, the bias for the active bit, $\mathrm{V}_{\mathrm{S}}$ for the three-memristor gates $\left(\mathrm{V}_{\mathrm{Q}}\right.$ for the two-memristor gates), was ramped up from 0 V to 1.8 V for $100 \mu \mathrm{~s}$, which triggered the AND operation. In this way, only one bias voltage required active control while the other biases were fixed, which allowed simple and reproducible gate operation in terms of the voltage timing and also demonstrated that conditional switching only occurred when all of the appropriate bias voltages were simultaneously applied to define the gate. After the logic operations, the output states were measured and the data were recorded. These steps were repeated over the four columns and
(a)
(b)

|  | Steps | Execution | $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}_{\mathrm{IN}}$ | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ | $\mathbf{C}_{\mathbf{2}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Half | $1-3$ | $s_{1} \leftarrow a$ XOR $b$ | $a$ | $b$ | $c$ | $\boldsymbol{s}_{\mathbf{1}}$ | - | - | - |
| Adder | $4-6$ | $c_{1} \leftarrow a$ AND $b$ | $a$ | $b$ | $c$ | $s_{1}$ | $\boldsymbol{c}_{\mathbf{1}}$ | - | - |
|  | $7-9$ | $s_{2} \leftarrow s_{1}$ XOR $c_{I N}$ | $a$ | $b$ | $c$ | $s_{1}$ | $c_{1}$ | $\boldsymbol{s}_{\mathbf{2}}$ | - |
| Full Adder | $10-12$ | $c_{2} \leftarrow s_{1}$ AND $c_{I N}$ | $a$ | $b$ | $c$ | $s_{1}$ | $c_{1}$ | $s_{2}$ | $\boldsymbol{c}_{\mathbf{2}}$ |
|  | 13 | $c_{2}{ }^{\prime} \leftarrow c_{1}$ OR $c_{2}$ | $a$ | $b$ | $c$ | $s_{1}$ | $c_{1}$ | $s_{2}$ | $\boldsymbol{c}_{\mathbf{2}}{ }^{\prime}$ |



Fig. 8. Full adder execution utilizing the stateful logic gates. (a) The circuit diagram of the two-bit full adder. The half-adder portion is indicated by the blue rectangle. (b) A sequence for obtaining the sum and carry outputs for the full adder. Only 13 steps are required for this calculation, and further improvements are possible. (c) A signal timing diagram during the 13 steps for executing the full adder.
the resulting data were collected for each gate. Figure 7c summarizes the measured input and output currents for the four two-memristor gates, which confirmed they all performed as predicted in Fig. 1. The constant FALSE value in $\mathrm{M}_{\mathrm{S}}$ is shown for reference in these cases. Figure 7d shows the input and output data for the three-memristor gates NOR, NIMP, AND and OR $\left(s^{\prime} \leftarrow p \underline{\text { NIMP } q \text { is not shown because it is essentially }}\right.$ the same as $s^{\prime} \leftarrow q$ NIMP $p$ except for the order of $p$ and $q$ ). These experiments demonstrated that the resistance states were uniform enough and the voltage margins within a tolerance that produced correct logic operations across the twelve memristors in the dense crossbar used for the experiments.

## VI. Full Adder Execution

By combining both two-memristor and three-memristor gates, efficient logic cascading can be achieved. Here, we illustrate the logic sequences that would be required for half and full adders. Figure 8a shows the schematic full adder circuit composed of two XOR, two AND and one OR gates, where the half adder portion is indicated by a blue rectangle. The two inputs and the carry value are denoted by $a, b$ and $c_{\text {IN }}$, respectively. Figure 8 b and 8c show the logic steps and signal timing diagram for the full adder. The first two operations are $s_{1} \leftarrow a$ XOR $b$ and $c_{1} \leftarrow a$ AND $b$, which produce the sum and carry outputs, respectively, and thus represents the half adder. Here, the three steps needed to implement the two-memristor AND have been selected over
the two steps for the three-memristor AND because the latter requires an additional voltage level that adds complexity to the circuit. Even with this limitation, only 6 steps are required for the half-adder. The next operation is $s_{2} \leftarrow s_{1}$ XOR $c_{\mathrm{IN}}$, which yields the sum output of the full adder. The carry output of the full adder can be obtained by executing $c_{2} \leftarrow s_{1}$ AND $c_{\text {IN }}$ followed by $c_{2}^{\prime} \leftarrow c_{1}$ OR $c_{2}$. Consequently, the sum and carry outputs of the full adder operations can be obtained within thirteen computational steps. If all the bits in an array are initialized to 0 as the default and the output of the logic operation is targeted to a previously unwritten region, the FALSE operations can be skipped and the required number of steps would be reduced to nine. If the three-memristor AND operation is available, the number of steps could be further reduced to seven. These are significant computational efficiency improvements over IMP-only stateful logic, which requires 35 steps ( 13 RESET initialization and 22 IMP steps) for executing a full adder [15].

## VII. Conclusions

We have described a family of symmetry-related stateful logic operations possible by applying appropriate voltages on the bit and word lines of a dense crossbar memory that induce a conditional SET or RESET in one memristor depending on the state, FALSE or TRUE, of one or two others. Then we showed an experimental demonstration of four two-memristor and five three-memristor stateful logic gates using a densely integrated $3 \times 4 \mathrm{Ta} / \mathrm{TaO}_{x} / \mathrm{Pt}$ memristor crossbar. These stateful gates enable data cloning from any memory location to a targeted bit address in the same row or column. Combined with COPY and NOT operations, all sixteen two-input Boolean logic operations are theoretically possible within three computational steps using three memristors, which provides an efficient means for logic cascading. In the case of executing a two-bit full adder, the demonstrated approach could require as few as seven computational steps, which is a remarkable reduction compared to the 35 steps for the originally proposed stateful IMP logic.

We have thus shown that it is possible to perform complex compound Boolean logic operations on input data stored inside a nonvolatile memristor crossbar through the application of voltages to appropriate bit and word lines that then conditionally write the output to a predetermined memory cell. Given the serial nature of the operations, the absolute computational speed of such a system will be relatively low. However, for IoT or mobile applications where cost is critical, power is restricted or even intermittent, and the required computational throughput is low, memristor-based logic could be a convenient approach for limited computation. Since the stateful logic gates are actually reconfigurable combinations of memory cells, the data processing is inherently defect tolerant through the use of standard techniques for utilizing redundancy and wear leveling to compensate for manufacturing errors and circuit element failures.

## REFERENCES

[1] L. Chua, "Memristor-the missing circuit element," IEEE Trans. Circuit Theory, vol. CT-18, no. 5, pp. 507-519, Sep. 1971.
[2] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, May 2008.
[3] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," Nature Nanotechnol., vol. 8, no. 1, pp. 13-24, Jan. 2013.
[4] D. S. Jeong, K. M. Kim, S. Kim, B. J. Choi, and C. S. Hwang, "Memristors for energy-efficient new computing paradigms," Adv. Electron. Mater., vol. 2, no. 9, Sep. 2016, Art. no. 1600090.
[5] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "'Memristive' switches enable 'stateful' logic operations via material implication," Nature, vol. 464, pp. 873-876, Apr. 2010.
[6] J. Reuben et al., "Memristive logic: A framework for evaluation and comparison," in Proc. 27th Int. Simulation Power Timing Modeling, Optim. Simulation (PATMOS), Sep. 2017, pp. 1-8.
[7] S. Kvatinsky et al., "MAGIC-Memristor-aided logic," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 11, pp. 895-899, Nov. 2014.
[8] S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, "Memristor-based material implication (IMPLY) logic: Design principles and methodologies," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 10, pp. 2054-2066, Oct. 2014.
[9] N. Talati, S. Gupta, P. Mane, and S. Kvatinsky, "Logic design within memristive memories using memristor-aided loGIC (MAGIC)," IEEE Trans. Nanotechnol., vol. 15, no. 4, pp. 635-650, Jul. 2016.
[10] K. M. Kim et al., "Single-Cell stateful logic using a dual-bit memristor," Phys. Status Solidi Rapid Res. Lett., vol. 13, no. 3, Mar. 2019, Art. no. 1800629.
[11] D. Ielmini and H. S. P. Wong, "In-memory computing with resistive switching devices," Nature Electron., vol. 1, no. 6, pp. 333-343, 2018.
[12] Z. Sun, E. Ambrosi, A. Bricalli, and D. Ielmini, "Logic computing with stateful neural networks of resistive switches," Adv. Mater., vol. 30, no. 38, Sep. 2018, Art. no. 1802554.
[13] C. S. Hwang, "Prospective of semiconductor memory devices: From memory system to materials," Adv. Electron. Mater., vol. 1, no. 6, Jun. 2015, Art. no. 1400056.
[14] P. J. Kuekes, D. R. Stewart, and R. S. Williams, "The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits," J. Appl. Phys., vol. 97, Feb. 2005, Art. no. 034301.
[15] G. C. Adam, B. D. Hoskins, M. Prezioso, and D. B. Strukov, "Optimized stateful material implication logic for three-dimensional data manipulation," Nano Res., vol. 9, no. 12, pp. 3914-3923, Dec. 2016.
[16] P. Huang et al., "Reconfigurable nonvolatile logic operations in resistance switching crossbar array for large-scale circuits," Adv. Mater., vol. 28, no. 44, pp. 9758-9764, Nov. 2016.
[17] K. M. Kim et al., "Voltage divider effect for the improvement of variability and endurance of $\mathrm{TaO}_{x}$ memristor," Sci. Rep., vol. 6, Feb. 2016, Art. no. 020085.
[18] K. M. Kim et al., "Low variability resistor-memristor circuit masking the actual memristor states," Adv. Electron. Mater., vol. 1, no. 6, Jun. 2015, Art. no. 1500095.
[19] E. J. Merced-Grafals, N. Dávila, N. Ge, R. S. Williams, and J. P. Strachan, "Repeatable, accurate, and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications," Nanotechnology, vol. 27, no. 36, Aug. 2016, Art. no. 365202.
[20] M. Hu et al., "Memristor-based analog computation and neural network classification with a dot product engine," Adv. Mater., vol. 30, no. 9, Mar. 2018, Art. no. 1705914.
[21] F. Miao et al., "Anatomy of a nanoscale conduction channel reveals the mechanism of a high-performance memristor," Adv. Mater., vol. 23, no. 47, pp. 5633-5640, Nov. 2011.
[22] J. J. Yang et al., "High switching endurance in $\mathrm{TaO}_{x}$ memristive devices," Appl. Phys. Lett., vol. 97, no. 23, Dec. 2010, Art. no. 232102.
[23] K. M. Kim, S. R. Lee, S. Kim, M. Chang, and C. S. Hwang, "Self-limited switching in $\mathrm{Ta}_{2} \mathrm{O}_{5} / \mathrm{TaO}_{x}$ memristors exhibiting uniform multilevel changes in resistance," Adv. Funct. Mater., vol. 25, no. 10, pp. 1527-1534, Mar. 2015.


Kyung Min Kim (M'08) was born in Seoul, South Korea, in 1981. He received the B.S. degree in materials science and engineering and the Ph.D. degree in nature science from Seoul National University, Seoul, in 2003 and 2008, respectively.
From 2008 to 2011, he was a Post-Doctoral Researcher with the Inter-University Semiconductor Research Center, Seoul National University. From 2011 to 2013, he was a Senior Engineer with the Samsung Advanced Institute of Technology, Samsung Electronics, South Korea. From 2014 to 2017, he was a Research Scientist with Hewlett Packard Labs, Hewlett Packard Enterprise. Since 2017, he has been an Associate Professor with the Material Science and Engineering Department, KAIST, Daejeon, South Korea. He has authored more than 50 articles, and more than 20 inventions. His research interests include memristor applications for the future computing such as in-memory computing devices and neuromorphic devices.

R. Stanley Williams (SM'08) received the B.A. degree in chemical physics from Rice University in 1974 and the Ph.D. degree in physical chemistry from U. C. Berkeley in 1978. He was a Member of Technical Staff with AT\&T Bell Laboratories from 1978 to 1980, and a Faculty Member of the Chemistry Department, UCLA, from 1980 to 1995, and held various positions at HP Labs from 1995 to 2018. He is currently a Professor with the Electrical and Computer Engineering Department, Texas A\&M University. Until, he holds more than 220 U.S. patents and has published more than 450 papers in reviewed scientific journals. His current research is in the areas of nonlinear dynamics and neuromorphic computation. He has been recognized for business, scientific, and academic achievement, including being named one of the top ten visionaries in the field of electronics by EETimes, the 2014 IEEE Outstanding Engineering Manager Award, the 2009 EETimes Innovator of the Year ACE Award, the 2007 Glenn T. Seaborg Medal for contributions to Chemistry, the $50^{\text {th }}$ Anniversary Laureate Lecturer on Electrical and Optical Materials for the TMS, the 2004 Herman Bloch Medal for Industrial Research, the Inaugural Scientific American 50 Top Technology leaders in 2002, and the 2000 Julius Springer Award for Applied Physics.


[^0]:    Manuscript received June 16, 2019; accepted July 2, 2019. Date of publication July 25, 2019; date of current version October 30, 2019. This paper was recommended by Associate Editor A. James. (Corresponding author: R. Stanley Williams.)
    K. M. Kim is with the Department of Materials Science and Engineering, KAIST, Deajeon 34141, South Korea (e-mail: km.kim@kaist.ac.kr).
    R. S. Williams is with the Department of Electrical and Computer Engineering, Texas A\&M University, College Station, TX 77843 USA (e-mail: stan.williams@tamu.edu).
    Digital Object Identifier 10.1109/TCSI.2019.2926811

