# A Generalized Multilevel Inverter Topology With Reduction of Total Standing Voltage 

JAGABAR SATHIK MOHAMED ALI ${ }^{\text {®1 }}$, ${ }^{\text {, (Senior Member, IEEE), }}$ DHAFER J. ALMAKHLES ${ }^{\text {1 }}$, (Senior Member, IEEE), S. A. AHAMED IBRAHIM ${ }^{\bullet 3}$, SAEED ALYAMI ${ }^{\bullet 3}$, (Member, IEEE), SIVAKUMAR SELVAM ${ }^{-1}$, (Member, IEEE), AND<br>MAHAJAN SAGAR BHASKAR ${ }^{\text {D }} 1$, (Senior Member, IEEE)<br>${ }^{1}$ Renewable Energy Laboratory (REL), Department of Communication and networks, College of Engineering, Prince Sultan University (PSU), Riyadh 11586, Saudi Arabia<br>${ }^{2}$ Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, Chennai 603203, India<br>${ }^{3}$ Department of Electrical and Electronics Engineering, PRIST Deemed to be University, Thanjavur 613403, India<br>${ }^{4}$ Electrical Engineering Department, Engineering College, Majmaah University, Al Majma'ah 15341, Saudi Arabia<br>Corresponding authors: Jagabar Sathik Mohamed Ali (mjsathik@ieee.org) and Dhafer J. Almakhles (dalmakhles@psu.edu.sa)

This work was supported in part by the Renewable Energy Laboratory, Prince Sultan University, Riyadh, Saudi Arabia, through the Scheme of Postdoctoral Fellowship, under Grant PSU/12REL2019/PDF001.


#### Abstract

This paper presents a new multilevel inverter topology with reduced active switches and total standing voltage. The proposed topology can generate a high number of voltage levels in the symmetric configuration. This topology intuitively generates positive and negative cycles without an additional H -bridge unit, which considerably reduces the total standing voltage of the inverter. A cascaded structure is developed from the proposed topology to create higher voltage levels. To show the novelty of the proposed topology, a thorough comparison between the available and the proposed topologies in terms of the number of switches, standing voltages, and $d c$-sources is presented. Furthermore, the power loss analysis is carried out for various load values. The feasibility of the proposed nine-level inverter is verified with simulation and experimental results.


INDEX TERMS Multilevel inverter, inverter, blocking voltage, cascaded structure, reduced power components.

## I. INTRODUCTION

Multilevel inverters (MLIs) have gained a significant role in various applications and systems including renewable energies, active filters, flexible ac transmission system (FACTS), high-voltage $d c$-system (HVDC), motor drive system and electric vehicles [1]. General speaking, the MLIs are classified into three primarily topologies, namely, neutral point clamped (NPC), flying capacitor (FC) and cascaded H -bridge (CHB). Among these topologies, CHB is the most attractive solution due to its simple structure, modularity and easy to control. The other two MLIs, i.e., NPC and FC, require excess clamping diodes and floating capacitors to attain a high number of voltage levels [2], [3]. In CHB, the output voltage levels are generated based on the number of the

[^0]cascaded units as well as the magnitude of $d c$-voltage sources in each unit.

The structural configurations MLI can be either symmetrical configuration where the $d c$-sources have value, or asymmetric configuration. In [4], a symmetric topology which consists of seven switches and a single diode is proposed for generating seven output voltage levels. However, the total standing voltage is high due to utilization of H -bridge. Another $7 L$ topology is proposed in [5] which requires more bidirectional switches and components in the circuit. In [6], a $9 L$ sub-MLI, which consists of four isolated $d c$-sources and ten switches is proposed. This sub-MLI is connected in cascade to increase the voltage levels generation; each cell has same number of isolated $d c$-sources with different values. In this case, individual sub-MLI works as a symmetric topology and whole cascaded structure works as an asymmetric topology. In [7], [8], the sub-MLI is extended with $n$ number of $d c$-sources for any number of output voltage levels,
but the standing voltage of the inverter switches significantly increases as the number of voltage levels increases. In [9], the basic unit consists of three $d c$-sources and five switches; another single $d c$-source unit is connected to generate all possible voltage levels. The basic unit presented in [10] consists of three $d c$-sources, four unidirectional switches and two bidirectional switches for eight positive voltage levels generation. The series connected of $d c$-sources are connected to generate the symmetric output voltage with reduced switch count is presented in [11]. However, the topologies developed in [9]-[11] use the H-bridge inverter as a polarity changer at the output terminal. The $d c$-sources are replaced with $d c$-link capacitors and extended for higher number of voltage levels. Several algorithms are presented to determine the magnitude of $d c$-sources in each unit, this unequal $d c$-source value results as uneven voltage stress and uneven power distribution on the switches. To reduce the standing voltage, the cascaded structure is discussed in [12], [13]. As presented in [14], the topology generates $9 L$ voltage output with two asymmetric $d c$-sources using the additive and subtractive methods. The trinary geometric progression of $d c$-source value is proposed [14]. However, this topology needs multiple voltage rating of switches and higher voltage stress on the H -bridge inverter switches. In [15], authors proposed a new topology to generate $13 L$ voltage output with four $d c$-sources and ten switches in each module. In [16]-[18], a novel MLI is presented with modified H -bridge and several $d c$-sources to increase the output voltage levels and reduce the number of high-voltage switches.

Although these topologies use reduced number of gate driver circuit, the bidirectional switches increase the switch count and size of the inverter. Another attempt is made to reduce the standing voltage of the inverter with modular based topologies which has advantage of inherent polarity changer [19], [20]. The ST-type topology uses twelve switches to generate $17 L$ output voltage, the magnitude of $d c$-sources is selected in trinary progression method. Although, these topologies generate high number of voltage levels with a lower number of $d c$-sources, still the number of power switches is relatively high [19]. In [20], each module generates $9 L$ and $17 L$ voltage outputs with four $d c$-sources and ten switches in symmetric and asymmetric methods. Another topology with ten switches to generate 17 L is proposed in [21]. In this asymmetric configuration of $d c$-sources are used but the maximum voltage stress on the switches is high.

This paper presents a new $h$-type topology which is configured in both symmetric and asymmetric method. Compared to the existing topologies, the proposed topology is developed to

- generate higher number of output voltage levels with reduced switch counts,
- have lower total standing voltage on switch,
- have a smaller number of high-voltage switch for any voltage levels generation,
- have a smaller number of ON state switches which reduces the power loss of the inverter, and
- have a smaller number of $d c$-source.

This paper is organized as follows: Section II introduces the proposed topology and discussed the construction. Section III presents the extended structure of proposed $h$-topology and discusses the various mode of operation for $9 L$ generation with mathematical expression. To generate the higher number of voltage levels, the cascaded structure of proposed $h$-type topology is presented in Section IV with various mathematical expression to determine the magnitude of $d c$-source, total standing voltage (TSV) etc., To show the effectiveness of the proposed topology in the reduction of the components and voltage stress on switches, section V compares it with other recent topologies. In section VI, the generalized power loss analysis equations are given and in section VII the simulation and experimental results with different dynamic responses are given with power loss comparison for different load power. Finally, the conclusion of proposed $h$-type topology with important findings of this article is given in Section VIII.


FIGURE 1. Proposed $\boldsymbol{h}$-type topology generating $\mathbf{5 L}$.

TABLE 1. Different switching sequence for proposed $\boldsymbol{h}$-type topology.

| State | $P$ | $P^{\prime}$ | $S_{11}$ | $S_{11}^{\prime}$ | $P_{11}$ | $P_{11}^{\prime}$ | $V_{o}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
|  | 0 | 1 | 0 | 1 | 0 | 1 |  |
| 2 | 1 | 0 | 1 | 0 | 0 | 1 | $+V_{d c}$ |
| 3 | 1 | 0 | 0 | 1 | 0 | 1 | $+2 V_{d c}$ |
| 4 | 0 | 1 | 1 | 0 | 0 | 1 | $-V_{d c}$ |
| 5 | 0 | 1 | 0 | 0 | 1 | 0 | $-2 V_{d c}$ |

## II. PROPOSED BASIC UNIT OF h-TOPOLOGY

The proposed $h$-type topology consists of two $d c$-sources or capacitors i.e., $\left(V_{1}, V_{1}\right)$ and two switches $\left(S_{11}, S_{11}^{\prime}\right)$ as shown in Fig. 1. The switch $S_{11}$ is connected in the midpoint of the two $d c$-sources and devises with output voltage $V_{1}$ and $2 V_{1}$. The topology shown in Fig. 1 can synthesis $5 L$ output voltage, namely, $0, \pm V_{d c}$ and $\pm 2 V_{d c}$ according to the switching sequence given in Table 1 where ' 1 ' represents turn on and ' 0 ' represents the turn off the switches. Note that the switching combinations $\left(P, P^{\prime}\right),\left(S_{11}, S_{11}^{\prime}\right)$ and ( $P_{11}, P_{11}^{\prime}$ ) should turn on in complementary manner to avoid failing short circuit between the $d c$-sources and switches in all instants. It is worth stressing that the proposed topology can generate all possible odd and even voltage levels without adding a full bridge inverter in the output circuit. Furthermore, the switches ( $S_{11}, S_{11}^{\prime}$ ) involve in the $h$-cell and the switch $P_{11}^{\prime}$ withstand half of the input voltage $2 V_{d c}$ and other switches $\left(P, P^{\prime}, P_{11}\right)$ withstand equal value of the input voltage $2 V_{d c}$. As a result, the TSV has become $\Sigma_{s v}=10 V_{d c}$.


FIGURE 2. Generalized structure of extended $\boldsymbol{h}$-type topology.


FIGURE 3. Various mode operations for the proposed $9 L$ inverter.

The generalized structure of proposed $h$-type topology with six switches and two $d c$-sources with equal magnitude $\left(V_{d c}\right)$ is shown Fig. 2.

In the following section, the extended topology of the proposed $h$-type topology is developed to mainly generate more levels with reduced number of switches and TSV.

## III. EXTENDED UNIT OF $\boldsymbol{h}$-TYPE TOPOLOGY

In order to further increase the output voltage levels, an extended unit of $h$-type topology shown in Fig. 2 with $n$ number of series connected $h$-cell where $n$ is an integer number can be designed to obtain $4 n+1$ number of levels. The extended structure allows producing any possible values of minimum step voltage by using a small number of $h$-cells. Using the same value for all the $d c$-sources such that $V_{1 i}=$ $V_{d c} \forall i=1, \cdots, n$, implies that

$$
\begin{equation*}
V_{o, \max }=2 n V_{d c} \tag{1}
\end{equation*}
$$

where $V_{o, \max }$ denots the maximum output voltage. For example, a $9 L$ voltage generation, represented in Fig. 3, consists of two series connected $h$-cells $(n=2)$ which implies that

TABLE 2. Different switching state of extended H-Type topology.

|  | Levela | P | P |  | $\mathrm{S}_{11}$ | $\mathrm{S}_{11}^{\prime}$ | $\mathrm{S}_{12}$ | $\mathrm{S}_{12}$ | ... | $\mathrm{S}_{1 \mathrm{ln}}$ | $\mathrm{S}_{1 \mathrm{ln}}$ | $\mathrm{P}_{11}$ | $\mathrm{P}_{11}{ }_{11}$ | $\mathrm{P}_{12}$ | $\mathrm{P}_{12}{ }_{12}$ | ... | $\mathrm{P}_{1 \mathrm{n}}$ | $\mathrm{P}_{1 \text { 1 }}$ | $\mathrm{V}_{\mathrm{o}, \text { Mex }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { g} \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | ... | 0 | 0 | 1 | 0 | 1 | 0 | $\ldots$ | 1 | 0 | 0 |
|  |  | 0 | 1 | 1 | 0 | 1 | 0 | 1 | ... | 0 | 1 | 0 | 1 | 0 | 1 | $\ldots$ | 0 | 1 | 0 |
|  | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | ... | 0 | 1 | 0 | 1 | 0 | 1 | ... | 0 | 1 | $V_{\text {do }}$ |
|  | 2 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | ... | 0 | 0 | 0 | 1 | 0 | 1 | ... | 0 | 1 | $2 V_{d o}$ |
|  | 3 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | ... | 0 | 0 | 0 | 1 | 0 | 1 | ... | 0 | 1 | $3 V_{d o}$ |
|  | 4 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | ... | 0 | 1 | 0 | 1 | 0 | 1 | ... | 0 | 1 | $4 V_{c o}$ |
|  | 5 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | ... | 0 | 0 | 0 | 1 | 1 | 0 | $\ldots$ | 0 | 1 | $5 V_{d o}$ |
|  | : | : | : |  | : | : | : | : | ... | : | : | : | : | : | : | ... | : | : | : |
|  | $n$ | 1 | 0 | 0 | 1 | 0 | 1 | 0 | ... | 1 | 0 | 0 | 1 | 0 | 1 | ... | 1 | 1 | $(n-1)^{*} V_{d o}$ |
|  | $2 n$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | ... | 0 | 1 | 0 | 1 | 0 | 1 | ... | 1 | 0 | $n^{*} V_{d o}$ |
| $\begin{aligned} & \frac{g}{0} \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | -1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | ... | 1 | 0 | 1 | 0 | 1 | 0 | ... | 1 | 0 | -1 $V_{d o}$ |
|  | -2 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | ... | 0 | 0 | 1 | 0 | 1 | 0 | ... | 1 | 0 | -2 $V_{d o}$ |
|  | -3 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | ... | 0 | 0 | 1 | 0 | 1 | 0 | ... | 1 | 0 | -3 $V_{d o}$ |
|  | -4 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | ... | 1 | 0 | 1 | 0 | 1 | 0 | ... | 1 | 0 | -4 $V_{d o}$ |
|  | -5 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | ... | 0 | 0 | 1 | 0 | 0 | 1 | $\cdots$ | 1 | 0 | -5 $V_{d e}$ |
|  | : | : | 1 | 1 | : | : | : | : | ... | : | : | : | : | : | : | ... | : | 0 | : |
|  | -(2n-1) | 0 | 1 | 1 | 0 | 1 | 0 | 1 | ... | 0 | 1 | 1 | 0 | 1 | 0 | ... | 1 | 0 | $-(n-1)^{*} V_{d o}$ |
|  | $-2 n$ | 0 | 1 |  | 1 | 0 | 1 | 0 | $\ldots$ | 1 | 0 | 1 | 0 | 1 | 0 | $\ldots$ | 1 | 0 | $-n^{*} V_{d o}$ |

$V_{o, \max }=4 V_{d c}$. According to this, mode of operation is explained for $9 L$ inverter with corresponding current flowing paths. Table 2 displays the different switching combination
for any number of levels $\left(N_{L}\right)$ generated by an extended $h$ type topology with $n$ series connected $h$-cells.

It is observed that the number of switches $\left(N_{S W}\right)$ and the number of the gate driver circuit $\left(N_{G D}\right)$ for the proposed extended unit of $h$-type topology with $n$ series connected $h$ cells are given as $N_{S W}=N_{G}=4 n+2$, respectively. According to the isolated $d c$-sources present in each cell, the voltage levels are generated by the proposed topology can be calculated as $N_{\text {source }}=2 n$. Based on the conducting switches and the voltage drop of the individual switches, the number of on state switches is estimated as $N_{O S}=2 n+1$. Maximum standing voltage of each switch decides the rating of the corresponding of switch and the total standing voltage of the extended topology is obtained with addition of maximum standing voltage of the individual switches. The standing voltages of the following switches $P_{1}, P_{1}^{\prime}, P_{1 i}, P_{1 i}^{\prime}, S_{1 i}, S_{1 i}^{\prime}$ are, respectively, represented by $V_{p_{1}} V_{p_{1}^{\prime}}, V_{p_{1 i}} V_{p_{1 i}^{\prime}} V_{s_{1 i}}, V_{s_{1 i}^{\prime}}$ for $i=1, \cdots n$. This implies that

$$
\begin{equation*}
\Sigma_{s v}=V_{p_{1}}+V_{p_{1}^{\prime}}+\sum_{i=1}^{n}\left(V_{p_{1 i}}+V_{p_{1 i}^{\prime}}+V_{s_{1 i}}+V_{s_{1 i}^{\prime}}\right) \tag{2}
\end{equation*}
$$

where $\Sigma_{s v}$ denotes TVS. The switches $P, P^{\prime}$ withstand the maximum voltage as $2 V_{d c}$ for any generated level and the switch $P_{1(n-1)}$ is alone withstand the highest standing voltage of the inverter as $4 V_{d c}$. It is worth mentioning that the alternate switch series withstand equal voltage and the lower switches withstand lesser voltage than the upper switches. For example, the switch $P_{21}$ withstand $2 V_{d c}$ but the switch $P^{\prime}{ }_{21}$ withstand $V_{d c}$ and other switch voltages are measured as

$$
\begin{aligned}
V_{S 1 n} & =V_{S^{\prime} 1 n^{\prime}}=V_{P^{\prime} 12 n}=V_{d c} \\
V_{P} & =V_{P^{\prime}}=V_{p 12 n}=2 V_{d c} \\
V_{P^{\prime \prime} 1(2 n-1)} & =3 V_{d c}, V_{P 1(2 n-1)}=4 V_{d c} \\
T_{V S} & =(7 n+4) V_{d c}=\left(N_{L}+3(n+1)\right) V_{d c}
\end{aligned}
$$

The following section presents the proposed cascaded structure of $h$-type inverter.

## IV. PROPOSED CASCADED STRUCTURE OF $h$-TYPE INVERTER

The requirement of obtaining high number of levels requires more series connected $h$-cell in the proposed extended unit of $h$-type topology. As a result, greater number of symmetric $d c$-sources and power semiconductor devices are needed in which the TSV increases proportionally. To avoid this, a new cascaded structure shown in Fig. 4 is developed with cascaded $k$ number of extended unit of $h$-type inverter where unit $j$ uses $n_{j}$ number of $h$-cell with $2 n_{j}$ number of $d c$-capacitors for $j=$ $1, \cdots, k$. It implies that $N_{D C}=2 \sum_{j=1}^{k} n_{j}$.

The maximum output voltage of the cascaded structure is deduced as

$$
\begin{equation*}
V_{o, \max }=\sum_{j=1}^{k} V_{o j, \max } \tag{3}
\end{equation*}
$$



FIGURE 4. Cascaded Structure of proposed $\boldsymbol{h}$-type topology.
where $V_{o j, \max }$ denotes the maximum output voltage for unit $j$. If each unit has the same number $h$-cell, i.e., $n_{j}=n$, then

$$
\begin{aligned}
N_{D C} & =N_{C a p}=2 k n \\
N_{S W} & =N_{G D}=k(4 n+2) \\
N_{S o u r s e} & =k n \\
N_{O S} & =k(2 n+1)
\end{aligned}
$$

## A. DETERMINATION OF MAGNITUDE OF dc-SOURCES

It is of importance to note that the increasing number of output voltage levels is a great feature of the proposed topology. The number of $d c$-sources $\left(N_{D C}\right)$ and their magnitude play crucial role in this feature. Therefore, the magnitude of each $d c$-source has toe be calculated which may increase the number voltage levels and reduce the number power components and $d c$-sources. In order to generate desired voltage levels, two design methods can be considered.

Method 1 (Uniform dc-Sources): The $d c$-source values of the $n$ series $h$-cell for all $k$ cascaded units are uniform (have the same value) such that $V_{j i}=V_{d c}$ in in Fig. 4 for all $j=1, \cdots, k$ for all $i=1, \cdots, n$. In this case, each unit generate the same voltage magnitude, hence proposed works in symmetric configuration and the output voltage levels is determined as follows. Using (1) and (3), the maximum output of the circuit is obtained from $V_{o, \max }=k V_{o j, \max }=$ $2 n k V_{d c}$. Then, the proposed works in symmetric configuration and generate higher voltage levels for $k$ cascaded units as $N_{L}=4 n k+1$.

Method 2 (Non-Uniform $d c$-Sources): The $d c$-source values of the $n$ series $h$-cell for each individual units are uniform (have the same value) such that $V_{j i}=V_{d c}$ for unit $j$ and for all $i=1, \cdots, n$. However, it is not necessarily that all $k$ cascaded units have the same $d c$-source values.

In other words, the cascaded topology operates in asymmetric configuration and the output voltage and output levels are determined separately for each unit as follows:

Unit 1: All the isolated $d c$-sources are set as equal magnitude $V_{1 i}=V_{d c}$ where $i=1, \cdots, n$. The maximum output voltage is obtained as $V_{o 1, \max }=2 n V_{d c}$. The output voltage levels are obtained in first unit as $N_{L 1}=4 n+1$.

Unit $k$ : The output voltage of the second unit is based on the voltage levels generated in the first unit; it means that a $V_{d c}$ voltage is added into the output voltage of the first unit and fed to the second unit which is followed in all the other units. It follows that the maximum voltage and voltage levels of the $k^{\text {th }}$ is deduced as follows

$$
\begin{aligned}
V_{k i} & =2 \sum_{j=1}^{k-1} V_{j, \max }+V_{d c}=(4 n+1)^{k-1} V_{d c} \\
V_{o k, \max } & =2 n(4 n+1)^{k-1} V_{d c}
\end{aligned}
$$

and $N_{L k}=4 n(4 n+1)^{k-1}+1$ for all $i=1, \cdots, n$, which implies

$$
V_{o, \max }=\left[\frac{\left.(4 n+1)^{k}-1\right]}{n}\right] V_{d c}
$$

This method can generate maximum voltage levels form the proposed cascaded topology.

## B. CALCULATION OF TOTAL STANDING VOLTAGE OF h-TYPE CASCADED TOPOLOGY

The total standing voltage of the cascaded topology $\Sigma_{s v}$ is sum of standing voltage of each extended topologies, which is based on the magnitude of voltage sources, and the corresponding switches connected to the sources. Consider Fig. 4, the total standing voltage of the switches

$$
\Sigma_{s v}=\sum_{j=1}^{k}\left[T_{p_{j}}+T_{p_{j}^{\prime}}+\sum_{i=1}^{n}\left(T_{p_{j i}}+T_{p_{j i}^{\prime}}+T_{s_{j i}}+T_{s_{j i}}\right)\right]
$$

where $T_{p_{j}}, T_{p_{j}^{\prime}}, T_{p_{j i}}, T_{p_{j i}^{\prime}}, T_{s_{j i}}$, and $T_{s_{j i}^{\prime}}$ represent the standing voltage for switches $V_{p_{j}}^{i}, V_{p_{j}^{\prime}}, V_{p_{j},}, V_{p_{j i}^{\prime}}^{j_{j i}}, V_{s_{j i}}$, and $V_{s_{j i}^{\prime}}$, respectively. In general, for $j$ cascaded unit, the standing voltage of each switch can be evaluated as

$$
\begin{aligned}
T_{p_{j}} & =T_{p_{j}^{\prime}}=2 j V_{d c}, \\
T_{S k n} & =T_{S^{\prime} k n}^{h C a s}=T_{P 22 n}^{h C a s}=\frac{1}{2} T_{P^{\prime} 12 n}^{h C a s}=\frac{1}{3} T_{P^{\prime} k(2 n-1)}^{h C a s} \\
& =\frac{1}{4} T_{P^{\prime} k(2 n-1)}^{h C a s}=(4 n+1)^{k} V_{d c} .
\end{aligned}
$$

The total standing voltage for $k$ cascaded units is deduced from summation of individual units standing voltage as given equation.

## V. COMPARISON OF PROPOSED CASCADED $\boldsymbol{h}$-TYPE TOPOLOGY AND OTHER TOPOLOGIES

The proposed topology is compared with various recent topologies including symmetric [4]-[9], cascaded H -bridge inverter, cascaded module type [15]-[18], $t$-type [19], [20]
and packed $U$ cell [21]. Several important parameters are considered for this comparison such as number of voltage levels, switches, sources and total standing voltage. The comparison result of extended topology is listed in the Table 3 and the cascaded topology is shown in graphical representation. The calculated parameters are referred with number of basic units in the presented topology in Table 3.

TABLE 3. Comparison results of Proposed extended topology and other recent topologies.

| Topologies | $\mathrm{N}_{\text {Leel }}$ | $\mathrm{N}_{\text {surita }}$ | $\mathrm{N}_{\text {cit }}$ | $\mathrm{N}_{\mathrm{D}}$ | Diode | $\mathrm{N}_{\mathrm{Haw}}$ | MBVp.u | TBV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Proposed | $4 n+1$ | $4 n+2$ | $4 n+2$ | $4 n$ |  | $n$ | $\left(N_{\text {Lest }}-1\right) / 2$ | $7 n+4$ |
| [7] | $3 n+4$ | $n+6$ | $2 n+6$ | $2 n+1$ | $n$ | $4 n$ | $\left(N_{\text {Lual }}-1\right) / 2$ | $10 n+4$ |
| [8] | $6 n+1$ | $10 n$ | $12 n$ | $\left(N_{\text {Lewis }}-1\right) / 2$ | - | $2 n$ | $\left(N_{\text {Lest }}-1\right) / 2$ | 7/3( $\left.N_{\text {Leat }}-1\right)$ |
| [9] | $2 n+1$ | $\left(N_{\text {Leid }}+9\right) / 2$ | $\left(N_{\text {leate }}+9\right) / 2$ | $\left(\mathrm{N}_{\text {Leeel }}\right.$ - | $\left(N_{\text {Leata }}-1\right) / 2$ | n+3 | $\left(N_{\text {Leat }}-1\right) / 2$ | 7/3( $\left.N_{\text {Leat }}-1\right)$ |
| [10] | $2 n+1$ | $3 / 2\left(\begin{array}{l}\text { Lesi }\end{array} 1\right)$ | $3 / 2\left(N_{\text {Leei }}-1\right)$ |  | $4 n$ | $4 n$ | $\left(N_{\text {Lesel }}-1\right) / 2$ | $5 / 2\left(N_{\text {Lexa }}-1\right)$ |
| [11] | $2 n+1$ | $1 / 2\left(N_{\text {Lual }}\right.$ | 1/2 $2\left(N_{\text {Lue }}\right.$ |  | - | $2 n$ | $\left(N_{\text {Lesed }}-1\right) / 2$ | $2\left(N_{\text {Lese }}-1\right) \mathrm{V}_{\mathrm{de}}$ |
| [12] | $6 n+3$ | $5 / 2\left(N_{\text {Leid }}-1\right)$ | $5 / 3\left(N_{\text {Leeit }}-1\right)$ |  | - | $4 n$ | $\left(N_{\text {Lese }}-1\right) / 2$ | $3\left(N_{\text {Lecel }}-1\right)$ |
| [13] | $6 n+1$ | $5 / 2\left(N_{\text {Lesi }}-1\right)$ | $5 / 3\left(N_{\text {Leeiel }}-1\right)$ | $\left(\mathrm{N}_{\text {teel }}-\right.$ <br> 1)/2 | - | $4 n$ | $\left(N_{\text {Leal }}-1\right) / 2$ | $\left(3 N_{\text {Leat }}-2\right)$ |
| [15] | $8 n+3$ | $\left(N_{\text {Leal }}-1\right)$ | $\left(N_{\text {Lea }}-1\right)$ |  | - | $4 n$ | $\left(N_{\text {Leal }}-1\right) / 2$ | $3\left(N_{\text {Leal }}-1\right)$ |
| [16] | $4 n+3$ | $3\left(N_{\text {Leala }}-1\right) / 2$ | $4\left(N_{\text {Lase }}-1\right) / 3$ |  | $n$ | $4 n$ | $\left(N_{\text {Lese }}-1\right) / 2$ | (3 $\left.N_{\text {Leat }}-2\right)$ |
| [17] | $2 n+1$ | $5 n+1$ | $4 n+1$ |  | - | $4 n$ | $\left(N_{\text {Lual }}-1\right) / 2$ | $\left(4 N_{\text {Leate }}-1\right)$ |



FIGURE 5. (a) Comparison of voltage level and switches. (b) Comparison of voltage level and dc-sources. (c) Comparison of voltage level and total standing voltage.

Fig. 5.(a) shows the comparison of voltage levels and required number of switches, the conventional CHB and presented topology in [16] need higher number of switches for same number of voltage levels. The recent topologies presented in [17], [18], [20], [21] use same number of switches for any voltage levels generation. The topologies presented in [7], [18] use equal number switch and gate driver circuit since all switches are unidirectional switches, other topologies use bidirectional switches which increase the number of IGBTs. It is important to note, the topologies presented in [8] and [18] required additional diodes in each unit which make voltage spikes in the output waveform but it is not in the proposed topology. However, the proposed $h$-topology generates
a higher number of voltage levels with fewer switch count than other topologies. In Fig. 5.(b), the presented topologies in [14], [15], [17], [21] require equal number of $d c$-sources. Even though, the proposed topologies in [18], [19] use asymmetric values, the required number of $d c$-sources are high for desired voltage levels generation than the proposed topology. It is worth mentioning that the presented topology in [21] use two $d c$-sources and boost capacitors for same voltage levels generation of proposed topology which required additional circuit for capacitor voltage balancing for each voltage levels generation.

The voltage rating of the switch and cost of the inverter depends on the voltage stress of switches. The presented topologies in [7], [10], [13] need additional H bridge circuit for polarity changing in each unit which result the increase of total standing voltage and required high-voltage switches of the inverter as shown in Fig. 5.(c). In [10], [16]-[18], [20], [21] are packed $U$-cell type topologies which need two high-voltage switches in each unit. However, the proposed topology has a single high-voltage switches in each unit but other topologies require minimum two switches which is remarkable advantage of the proposed topology. In order to clarify the cost value, the Table 4 compares the proposed and other cascaded topologies [5]-[21]. The cost function is based on the number of power components and standing voltage on the switches. In addition, cost factor $(\alpha=0.5$ or $\alpha=1)$ and standing voltage are major role, which are multiplied with the standing voltage (TBVp.u.) and total number of components accordingly. In Table 5,9 9 nine level inverters are considered but the cascaded topologies presented in [10], [11] does not generate exact $9 L$, therefore closes to $9 L$ output is considered and compared.

TABLE 4. Comparison results of proposed Cascaded topology and other recent topologies.

| Topologies | $\mathrm{N}_{\text {Level }}$ | $\mathrm{N}_{\text {switioh }}$ | $\mathrm{N}_{\text {Gate }}$ | $\mathrm{N}_{\mathrm{DO}}$ | $\mathrm{N}_{\text {Diode }}$ | $\mathrm{N}_{\text {Hevitich }}$ | MSV | TSV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Proposed | $9{ }^{\text {k }}$ | 10k | 10k | $2 k$ | - | $k$ | $4 V_{\text {de }}$ | 9/4( $\left.N_{\text {Level }}-1\right) V_{\text {de }}$ |
| CHB | $3^{k}$ | $4 k$ | $4 k$ | $k$ | - | - | $V_{\text {do }}$ | $2\left(N_{\text {Lesese }} 11\right) V_{\text {de }}$ |
| [9] | $6 k+1$ | $8 k$ | $8 k$ | $3 k$ | 2 k | $4 k$ | $4 V_{\text {de }}$ | $5 / 2\left(N_{\text {Lews }}-1\right) V_{\text {do }}$ |
| [10] | $7^{k}$ | 10k | 10k | $3 k$ | - | $3 k$ | $3 V_{d o}$ | $3\left(N_{\text {Levesel }}-1\right) V_{\text {do }}$ |
| [13] | $13^{6}$ | 12k | 10k | $3 k$ | - | $4 k$ | $6 V_{d o}$ | $3\left(N_{\text {Levele }}-1\right) V_{\text {do }}$ |
| [14] | $7^{\text {k }}$ | $8 k$ | $7 k$ | $2 k$ | - | $4 k$ | $4 V_{\text {do }}$ | $3\left(N_{\text {Lesel }}-1\right) V_{\text {do }}$ |
| [16] | $7^{\text {k }}$ | $9 k$ | $8 k$ | $3 k$ | k | $4 k$ | $3 V_{\text {de }}$ | $8 / 3\left(N_{\text {Lest }]}-1\right) V_{\text {do }}$ |
| [18] | $6 n+1$ | 10k | $8 k$ | $4 k$ | - | $4 n$ | $4 V_{\text {de }}$ | $3\left(N_{\text {Leces }}-1\right) V_{\text {de }}$ |
| [19] | $9^{k}$ | 12k | 10k | $4 k$ | - | $2 k$ | $4 V_{\text {de }}$ | $3\left(N_{\text {Level }}-1\right) V_{\text {do }}$ |
| [20] | $9^{\text {k }}$ | 10k | $8 k$ | $4 k$ | - | $2 k$ | $4 V_{\text {de }}$ | $5 / 2\left(N_{\text {Lesel }}-1\right) V_{d o}$ |
| [21] | $9^{\text {k }}$ | 10k | 10k | $2 k$ | $2 k$ | $2 k$ | $4 V_{\text {bo }}$ | $11 / 4\left(N_{\text {Lecele }}-1\right) V_{\text {do }}$ |
| [22] | $16 n+1$ | $12 k$ | $9 k$ | $k$ | - | $2 k$ | $4 V_{\text {do }}$ | $5 / 2\left(N_{\text {Lecel }}-1\right) V_{\text {de }}$ |
| [23] | $9^{k}$ | $12 k$ | 10k | $4 k$ | - | $2 k$ | $4 V_{\text {de }}$ | $\left.9 / 4\left(N_{\text {Leose }} 1\right)\right) V_{\text {do }}$ |
| [24] | $9^{k}$ | 10k | 10k | $4 k$ | - | $2 k$ | $4 V_{\text {do }}$ | $9 / 4\left(N_{\text {Leos }}-1\right) V_{\text {do }}$ |

The topologies presented in [20], [21] have equal standing voltage with proposed topology but the cost function is high compared proposed topology due to increase of gate driver circuit and $d c$-sources. Considering CHB, the proposed topology has higher standing voltage but the proposed topology have cost function is low since the CHB require increased

TABLE 5. Cost based comparison of proposed and recent multilevel inverter topologies.

| Topologiea | $N_{\text {Lever }}$ | $\mathrm{N}_{\text {grimich }}$ | $\mathrm{N}_{\text {Gate }}$ | $\mathrm{N}_{\mathrm{DO}}$ | $\mathrm{N}_{\text {Diocese }}$ | $\mathrm{N}_{\text {capacitor }}$ | MSV | TSV | $\mathrm{TSV}_{\mathrm{p} \cdot \mathrm{v}}$ | SUF | Cost |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | $\alpha=0.5$ | $\alpha=1$ |
| Proposed | 9 | 10 | 10 | 2 | 0 | 4 | $4 V_{\text {do }}$ | $18 V_{c o}$ | 4.5 | 1.1 | 5.3 | 5.8 |
| OHB | 9 | 16 | 16 | 4 | 0 | 0 | $\mathrm{V}_{\mathrm{d} \text { 。 }}$ | $16 V_{\text {co }}$ | 4 | 1.7 | 15.1 | 16 |
| [10] | 9 | 12 | 12 | 4 | 0 | 0 | $4 V_{\text {b }}$ | 20 V co | 5 | 1.3 | 11.8 | 12.9 |
| [11] | 9 | 9 | 9 | 4 | 0 | 0 | $4 V_{\text {do }}$ | $22 V_{d o}$ | 5.5 | 1 | 9.2 | 10.4 |
| [12] | 9 | 10 | 10 | 4 | 0 | 0 | $4 V_{\text {do }}$ | $24 \mathrm{~V}_{\text {do }}$ | 6 | 1.1 | 10.2 | 11.6 |
| [13] | 7 | 10 | 10 | 3 | 0 | 0 | $3 V_{\text {do }}$ | $18 V_{d o}$ | 6 | 1.4 | 7.6 | 8.6 |
| [14] | 7 | 8 | 7 | 3 | 0 | 0 | $3 V_{\text {bo }}$ | $18 V_{\text {do }}$ | 6 | 1.1 | 6 | 7.1 |
| [15] | 11 | 10 | 10 | 5 | 0 | 0 | $5 V_{\text {bo }}$ | $34 V_{c_{0}}$ | 8.5 | 0.9 | 13.4 | 15.83 |
| [16] | 9 | 9 | 8 | 4 | 1 | 0 | $4 V_{\text {co }}$ | $24 V_{\text {c }}$ | 6 | 1 | 9.3 | 10.6 |
| [17] | 9 | 10 | 8 | 4 | 0 | 0 | $4 V_{\text {co }}$ | $20 \mathrm{~V}_{\text {do }}$ | 5 | 1.1 | 9.1 | 10.2 |
| [18] | 9 | 20 | 17 | 4 | 0 | 0 | $4 V_{\text {co }}$ | $24 V_{\text {do }}$ | 6 | 2.2 | 17.8 | 19.1 |
| [19] | 9 | 12 | 10 | 4 | 0 | 0 | $4 V_{c_{0}}$ | $24 \mathrm{~V}_{\text {co }}$ | 6 | 1.3 | 11.1 | 12.4 |
| [20] | 9 | 10 | 8 | 4 | 0 | 0 | $4 V_{\text {do }}$ | $20 V_{\text {do }}$ | 5 | 1.1 | 9.1 | 10.2 |
| [21] | 9 | 10 | 10 | 2 | 2 | 2 | $4 V_{c o}$ | $22 \mathrm{~V}_{\text {do }}$ | 5.5 | 1.1 | 5.9 | 6.5 |
| [23] | 9 | 12 | 10 | 4 | 0 | 0 | $4 V_{\text {do }}$ | $18 V_{\text {do }}$ | 4.5 | 1.3 | 10.8 | 11.8 |
| [24] | 9 | 10 | 10 | 4 | 0 | 0 | $4 V_{\text {do }}$ | $20 V_{\text {do }}$ | 4.5 | 1.1 | 9.9 | 10.9 |

number of components and given by

$$
C F=\left(N_{S W}+N_{D}+N_{G D}+N_{C}+\alpha T B V_{p . u}\right) N_{\text {source }}
$$

where $C F$ stands for cost function.
1


FIGURE 6. Experimental diagram of the proposed $9 L$ inverter.

## VI. SIMULATION AND EXPERIMENTAL RESULTS

The performance of proposed $h$-type topology is analysed with $9 L$ nine level prototype inverter as shown in Fig. 6. In order to generate output voltage levels, two $h$-cells are connected in series with four $d c$-sources $V_{1}$ and $V_{2}$ with equal magnitude of 30 V . These two cells can generate the possible voltage levels as $0, \pm 30 \mathrm{~V}, \pm 60 \mathrm{~V}, \pm 90 \mathrm{~V}, \pm 120 \mathrm{~V}$ in the output. The simulation results are obtained through MATLAB/ Simulink software. The Nearest Level Control (NLC) is employed as modulation technique for gate pulse generation to each switch and the voltage and current waveform is captured in Fig. 7.(a). It can be observed from the Fig.7.(b) \& (c), the maximum output voltage is obtained as 120 V and the corresponding THD is $9.33 \%$ respectively. The load current is observed as $3.7 A$ for the given resistive inductive (RL) value as $R=30 \Omega$ and $L=40 \mathrm{mH}$. This R-L load considerably reduces the current harmonics as $1.33 \%$ since it act as low pass filter circuit in the output circuit as shown in Fig. 7. (b). The standing voltage on the switches $P_{11}=120 \mathrm{~V}, P_{11}^{\prime}=$ $90 \mathrm{~V}, P^{\prime}=60 \mathrm{~V}, S_{11}=30 \mathrm{~V}$ and $S_{12}^{\prime}=30 \mathrm{~V}$ are shown

[^1]

FIGURE 7. Simulation results of the proposed $9 L$ inverter for $R=30 \Omega, L=40 \mathrm{mH}$. a) Output voltage waveform with FFT spectrum, b) Output Current with FFT spectrum and (c) blocking voltage on switches $P_{2}, S_{3}, S_{1}, S_{6}, S_{4}$.
in Fig. 7.(c). In this, complementary switches P and $\mathrm{P}^{\prime}$ withstand same magnitude of voltage. However, the switches in the first leg $P_{11}$ and $P_{11}^{\prime}$ withstand the maximum voltage as $120 \mathrm{~V}, 90 \mathrm{~V}$ respectively, switch $P_{12}$ capable to withstand 60 V , and other switches create standing voltage as 30 V . It is clear evident, the switch $S_{11}^{\prime}$ alone withstands high-voltage in the inverter, which results that the proposed $h$-type topology is suitable for the high-voltage application.

An experimental model is developed for the circuit as depicted in Fig. 6. The switch is IRF450 IGBT and driver circuits is TLP250 up to 1200 V is used. The dead time is generated as $4 s$ with RC circuit to prevent the short circuit when the switching transition of complementary switches. The $R-L$ load value is assumed as same value of simulation as $R=30 \Omega$ and $L=40 \mathrm{mH}$ and the rest of the parameters are given in Table 6. The output voltage and current for this load value is 120 V and 3.7 A respectively as shown in Fig. 8.(a). The prototype model of proposed $h$-type inverter is shown in Fig. 10.

The dynamic performance of the proposed topology is tested with sudden variation in load values; it is shown in the Fig. 8.(b)-(f). In Fig. 8.(b), the sudden load change is captured

TABLE 6. The details of simulation and experimental parameters.

| Output Perameters | Simulation Results | Experimertal Results |
| :---: | :---: | :---: |
| Input voltage | $\mathrm{V}_{2}=\mathrm{V}_{2}=30 \mathrm{~V}$ | $\mathrm{~V}_{1}=\mathrm{V}_{4}=30 \mathrm{~V}$ |
| IGBT (IRF450) | - | $500 \mathrm{~V} / 14 \mathrm{~A}$ |
| Driver circuits | - | Up to 1200 V (TLP 250) |
| Load value | $\mathrm{R}=50 \Omega, \mathrm{~L}=60 \mathrm{mF} / \mathrm{R}=30 \Omega \mathrm{~L}=40 \mathrm{mH}$ |  |
| Maximum output voltag $\epsilon$ | 120 V |  |
| Output current | $2.23 \mathrm{~A} / 3.7 \mathrm{~A}$ | $2.2 \mathrm{~A} / 3.7 \mathrm{~A}$ |
| Output power | 133.64 W | 128.32 W |
| Efficiency | $98.81 \%$ | $95.22 \%$ |

between the resistance value is $(50-30) \Omega$ and inductance values is $(40-60) \mathrm{mH}$. The current value is increased from $2.2 A$ to $3.7 A$ and then the current value reaches to zero in zero load condition in Fig.8.(c) and the current value is increased from zero to $2.2 A$, but the voltage is remains constant as shown in Fig. 8.(d). This gradual current variation and the


FIGURE 8. Experimental results of Output voltage and current waveform for proposed $9 L$ inverter (a) at load $30 \Omega-40 \mathrm{mH}$, dynamic load changes

(d) from no-load to $50 \Omega-60 \mathrm{mH}$ and modulation index variations (e) from 0.4 to 0.6 and (f) from 0.6 to $\mathbf{1 . 0}$.


FIGURE 9. $P_{\text {Cond }, T}, P_{\text {Cond }, D}, P_{S w, T}$, and $P_{S w, D}$ (a) at 0.5 kW (b) at 1.0 kW , (c) at $1.5 \mathrm{~kW} \backslash$ (d) at 2.5 kW (e) at 5.5 kW and (f) Power Efficiency and Loss.
constant output voltage is based on the load changes, which indicates the dynamic performance of the proposed topology. Another analysis of the proposed topology is carried out with the different modulation index. The modulation index is ratio between the amplitude of modulation signal and carrier signal which is considered within $(0-1)$. Fig.8.(e) gives the voltage and current waveform for the modulation index is 0.4 and it show the level transition from three levels to five levels. Then, the Fig. 8.(f) shows the voltage levels variation from


FIGURE 10. Experimental Setup.
$5 L$ five level to $9 L$ nine level for modulation index 0.6 to 1.0. As can be seen from Table 6, the output power and efficiency is obtained for the proposed topology is 133.64 W and $98.8 \%$ respectively.

To investigate the performance of the $h$-type MLI, power loss analysis is carried for various power ratings such as $0.5 \mathrm{~kW}, 1.0 \mathrm{~kW}, 1.5 \mathrm{~kW}, 2.5 \mathrm{~kW}$ and 5.0 kW of the load as shown Fig. 9.(a)-(e). The results of these power loss and efficiency is plotted in Fig. 9.(f). The maximum efficiency of the proposed inverter is obtained as $98.8 \%$ with reduced losses.

## VII. CONCLUSION

The proposed topology used lower number of power electronics components and reduced $d c$-sources. Further, the maximum voltage stress on the switch is reduced to $4 V_{d c}$ for any number of voltage levels in symmetric configuration which is more suitable for medium voltage applications. The simulated and experimental results are presented for various load values. The sudden load changes and modulation index variations are applied to the proposed topology and it corresponding results are given. Further, the power loss and efficiency of propose topology presented for various load power. It is confirming that the proposed topology is more suitable various load changing applications like AC drives, grid connected PV system etc.

## ACKNOWLEDGMENT

The authors would like to express their sincere gratitude to the Renewable Energy Laboratory (REL), College of Engineering, Prince Sultan University, Riyadh, Saudi Arabia, for financial, technical, and laboratory support. They would also like to acknowledge the support they receive from Typhoon HIL, and Power and Telecom Technologies Com., Riyadh.

## REFERENCES

[1] S. A. Teston, M. Mezaroba, and C. Rech, "ANPC inverter with integrated secondary bidirectional DC port for ESS connection," IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 7358-7367, Nov. 2019.
[2] J. Huang and K. A. Corzine, "Extended operation of flying capacitor multilevel inverters," IEEE Trans. Power Electron., vol. 21, no. 1, pp. 140-147, Jan. 2006.
[3] S. P. Gautam, "Novel H-Bridge-Based topology of multilevel inverter with reduced number of devices," IEEE J. Emerg. Sel. Topics Power Electron., vol. 7, no. 4, pp. 2323-2332, Dec. 2019.
[4] S. A. A. Ibrahim, A. Palanimuthu, and M. A. J. Sathik, "Symmetric switched diode multilevel inverter structure with minimised switch count," J. Eng., vol. 2017, no. 8, pp. 469-478, Aug. 2017.
[5] S. S. Lee, M. Sidorov, N. R. N. Idris, and Y. E. Heng, "A symmetrical cascaded compact-module multilevel inverter (CCM-MLI) with pulsewidth modulation," IEEE Trans. Ind. Electron., vol. 65, no. 6, pp. 4631-4639, Jun. 2018.
[6] N. Arun and M. M. Noel, "Crisscross switched multilevel inverter using cascaded semi-half-bridge cells," IET Power Electron., vol. 11, no. 1, pp. 23-32, Jan. 2018.
[7] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications," IEEE Trans. Power Electron., vol. 26, no. 11, pp. 3109-3118, Nov. 2011.
[8] S. M. A. Jagabar and R. Kannan, "A new symmetric multilevel inverter topology using single and double source sub-multilevel inverters," J. Power Electron., vol. 15, no. 4, pp. 951-963, 2015.
[9] E. Babaei, S. Laali, and Z. Bayat, "A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches," IEEE Trans. Ind. Electron., vol. 62, no. 2, pp. 922-929, Feb. 2015.
[10] E. Babaei, C. Buccella, and C. Cecati, "New 8-level basic structure for cascaded multilevel inverters with reduced number of switches and DC voltage sources," J. Circuits, Syst. Comput., vol. 28, no. 3, Feb. 2019, Art. no. 1950038. [Online]. Available: https://doi.org/10.11422
[11] S. Yousofi-Darmian and S. M. Barakati, "A new asymmetric multilevel inverter with reduced number of components," IEEE J. Emerg. Sel. Topics Power Electron., early access, Oct. 7, 2019, doi: 10.1109/JESTPE.2019.2945757.
[12] M. A. J. Sathik, S. H. E. Abdel Aleem, and R. Zobaa, "A new switched DC-link capacitor-based multi-level converter (SDC ${ }^{2}$ MLC)," Electr. Power Compon. Syst., vol. 49, no. 9, pp. 1001-1015, Nov. 2017.
[13] S. A. Ahamed Ibrahim, P. Anbalagan, and M. A. Jagabar Sathik, "A new asymmetric and cascaded switched diode multilevel inverter topology for reduced switches, DC source and blocked voltage on switches," J. Circuits, Syst. Comput., vol. 28, no. 04, Apr. 2019, Art. no. 1950064.
[14] N. Prabaharan, Z. Salam, C. Cecati, and K. Palanisamy, "Design and implementation of new multilevel inverter topology for trinary sequence using unipolar pulsewidth modulation," IEEE Trans. Ind. Electron., vol. 67, no. 5, pp. 3573-3582, May 2020.
[15] K. Thakre, K. B. Mohanty, V. S. Kommukuri, and A. Chatterjee, "New topology for asymmetrical multilevel inverter: An effort to reduced device count," J. Circuits, Syst. Comput., vol. 27, no. 04, Apr. 2018, Art. no. 1850055, doi: 10.1142/S021812661850055X.
[16] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "A new general multilevel converter topology based on cascaded connection of submultilevel units with reduced switching components, DC sources, and blocked voltage by switches," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7157-7164, Nov. 2016.
[17] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimal design of new cascaded switch-ladder multilevel inverter structure," IEEE Trans. Ind. Electron., vol. 64, no. 3, pp. 2072-2080, Mar. 2017.
[18] R. Shalchi Alishah, S. H. Hosseini, E. Babaei, M. Sabahi, and G. B. Gharehpetian, "New high step-up multilevel converter topology with self-voltage balancing ability and its optimization analysis," IEEE Trans. Ind. Electron., vol. 64, no. 9, pp. 7060-7070, Sep. 2017.
[19] E. Samadaei, A. Sheikholeslami, S. A. Gholamian, and J. Adabi, "A square T-Type (ST-Type) module for asymmetrical multilevel inverters," IEEE Trans. Power Electron., vol. 33, no. 2, pp. 987-996, Feb. 2018.
[20] S. T. Meraj, K. Hasan, and A. Masaoud, "A novel configuration of crossswitched T-Type (CT-Type) multilevel inverter," IEEE Trans. Power Electron., vol. 35, no. 4, pp. 3688-3696, Apr. 2020.
[21] J. Sathik Mohamed Ali, R. Shalchi Alishah, N. Sandeep, S. H. Hosseini, E. Babaei, K. Vijayakumar, and U. R. Yaragatti, "A new generalized multilevel converter topology based on cascaded connection of basic units," IEEE J. Emerg. Sel. Topics Power Electron., vol. 7, no. 4, pp. 2498-2512, Dec. 2019.


JAGABAR SATHIK MOHAMED ALI (Senior Member, IEEE) was born in Thanjavur, India, in 1979. He received the B.E. degree in electronics and communication engineering from Madurai Kamarajar University, Madurai, India, in 2002, and the M.E. and Ph.D. degrees from the Faculty of Electrical Engineering, Anna University, Chennai, India, in 2004 and 2016, respectively.

He is currently a Postdoctoral Fellow with the Renewable Energy Laboratory, College of Engineering Department, Prince Sultan University, Riyadh, Saudi Arabia. He is also a Consultant of various power electronics companies for the design of power electronics converters in India. He has authored more than 30 articles publications in international peer-reviewed journals and conference proceedings. His research interests include multilevel inverters, grid-connected inverters, and power electronics converters and its applications to renewable energy systems. He is serving as a Regular Reviewer for several journals, including the IEEE Transactions on Industrial Electronics, the IEEE Transactions on Power Electronics, IET Power Electronics, and IEEE Access.


DHAFER J. ALMAKHLES (Senior Member, IEEE) received the B.E. degree in electrical engineering from the King Fahd University of Petroleum and Minerals, Dhahran, Saudi Arabia, in 2006, and the master's (Hons.) and Ph.D. degrees from The University of Auckland, New Zealand, in 2011 and 2016, respectively.

Since 2016, he has been with Prince Sultan University, Saudi Arabia, where he is currently the Chairman of the Communications and Networks Engineering Department, and the Director of the Science and Technology Unit and Intellectual Property Office. He is also the Leader of the Renewable Energy Research Team and Laboratory. His research interests include power electronics, control theory, crewless aerial vehicles, renewable energy systems, and FPGA applications. He is a member of the IEEE Power Electronics and the IEEE Control Society. He is a Reviewer Member of various international journals and conferences, including the IEEE and IET.

S. A. AHAMED IBRAHIM was born in Kadayanallur, India, in 1985. He received the B.E. degree in electrical and electronics engineering, the M.E. degree in power system engineering, and the Ph.D. degree in electrical engineering from Anna University, Chennai, India, in 2006, 2011, and 2019, respectively. He has been working as an Assistant Professor with PRIST University, Thanjavur, India, since 2019. His current research interests include power electronic converters, multilevel converters, and renewable energy sources.


SAEED ALYAMI (Member, IEEE) received the B.S. degree in electrical engineering from the King Fahd University of Petroleum and Minerals, Dhahran, Saudi Arabia, in 2004, and the M.S. and Ph.D. degrees in electrical and computer engineering from Wayne State University, Detroit, MI, USA, in 2010 and 2016, respectively. From 2004 to 2008, he was a Power Transmission Engineer with the Engineering and Design Department for Substations and Grid Integration, Saudi Electricity Company, Saudi Arabia. He is currently an Assistant Professor with Majmaah University. His research interests include smart grid, control of renewable energy systems, and distributed generation.


SIVAKUMAR SELVAM (Member, IEEE) was born in Tamilnadu, India, in 1991. He received the B.E. degree in electrical and electronics engineering and the M.E. degree specialized in power electronics and drives from Anna University, Chennai, in 2013 and 2015, respectively. He is currently working as a Research Assistant with the Renewable Energy Laboratory, Prince Sultan University, Saudi Arabia. His research interest includes grid interfaced solar PV systems, multilevel inverters, DC-DC converters for microgrid applications, and digital control of power converters.


MAHAJAN SAGAR BHASKAR (Senior Member, IEEE) received the bachelor's degree in electronics and telecommunication engineering from the University of Mumbai, Mumbai, India, in 2011, and the master's degree in power electronics and drives from VIT University, India, in 2014, and the Ph.D. degree in electrical and electronic engineering from the University of Johannesburg, South Africa, in 2019. He worked as a Research Student with the Power Quality Research Group, Department of Electrical Power Engineering, Universiti Tenaga Nasional (UNITEN), Private University, Kajang, Kuala Lumpur, Malaysia, from August 2017 to September 2017. He worked as a Researcher Assistant with the Department of Electrical Engineering, Qatar University, Doha, Qatar, from 2018 to 2019. He is currently with the Renewable Energy Laboratory, Department of Communications and Networks Engineering, College of Engineering, Prince Sultan University, Riyadh, Saudi Arabia. He has authored 100 plus scientific articles particular reference to X. Y. converter family, multilevel $\mathrm{DC}-\mathrm{DC}$ and $\mathrm{DC}-\mathrm{AC}$ converter, and high-gain converter. He is a member of the IEEE Industrial Electronics, Power Electronics, Industrial Application, and Power and Energy, Robotics and Automation, Vehicular Technology Societies, Young Professionals, various IEEE Councils and Technical Communities. He is a Reviewer Member of various international journals and conferences, including the IEEE and IET. He received the Best Paper Research Paper awards from the IEEE-CENCON 19, the IEEE-ICCPCT 14, the IET-CEAT 16, and the ETAEERE 16 sponsored Lecture note in electrical engineering, (Springer). He received the IEEE Access Award Reviewer of Month, in January 2019, for his valuable and thorough feedback on manuscripts, and for his quick turnaround on reviews.


[^0]:    The associate editor coordinating the review of this manuscript and approving it for publication was Sanjeevikumar Padmanaban ${ }^{(D)}$.

[^1]:    $1 * k$ - number of cascaded unit, $n$-number of basic unit

