A High-Throughput Energy-Efficient Implementation of Successive Cancellation Decoder for Polar Codes Using Combinational Logic

Onur Dizdar, Student Member, IEEE, and Erdal Arıkan, Fellow, IEEE

Abstract—This paper proposes a high-throughput energyefficient Successive Cancellation (SC) decoder architecture for polar codes based on combinational logic. The proposed combinational architecture operates at relatively low clock frequencies compared to sequential circuits, but takes advantage of the high degree of parallelism inherent in such architectures to provide a favorable tradeoff between throughput and energy efficiency at short to medium block lengths. At longer block lengths, the paper proposes a hybrid-logic SC decoder that combines the advantageous aspects of the combinational decoder with the lowcomplexity nature of sequential-logic decoders. Performance characteristics on ASIC and FPGA are presented with a detailed power consumption analysis for combinational decoders. Finally, the paper presents an analysis of the complexity and delay of combinational decoders, and of the throughput gains obtained by hybridlogic decoders with respect to purely synchronous architectures.

Index Terms—Energy efficiency, error correcting codes, polar codes, successive cancellation decoder, VLSI.

I. INTRODUCTION

POLAR codes were proposed in [1] as a low-complexity channel coding method that can provably achieve Shannon's channel capacity for any binary-input symmetric discrete memoryless channel. Apart from the intense theoretical interest in the subject, polar codes have attracted attention for their potential applications. There have been several proposals on hardware implementations of polar codes, which mainly focus on maximizing throughput or minimizing hardware complexity. In this work, we propose an architecture for SC decoding using combinational logic in an effort to obtain a high throughput decoder with low power consumption. We begin with a survey of the relevant literature.

The basic decoding algorithm for polar codes is the SC decoding algorithm, which is a non-iterative sequential algorithm with complexity $O(N \log N)$ for a code of length N. Many of the SC decoding steps can be carried out in parallel and the

The authors are with the Department of Electrical-Electronics Engineering, Bilkent University, Ankara TR-06800, Turkey (e-mail: odizdar@ee.bilkent.edu.tr; arikan@ee.bilkent.edu.tr).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TCSI.2016.2525020

latency of the SC decoder can be reduced to roughly 2N in a fully-parallel implementation, as pointed out in [1] and [2]. This means that the throughput of any synchronous SC decoder is limited to $f_c/2$ in terms of the clock frequency f_c , as pointed out in [3]. The throughput is reduced further in semi-parallel architectures, such as [5] and [6], which increase the decoding latency further in exchange for reduced hardware complexity. This throughput bottleneck in SC decoding is inherent in the logic of SC decoding and stems from the fact that the decoder makes its final decisions one at a time in a sequential manner.

Some algorithmic and hardware implementation methods have been proposed to overcome the throughput bottleneck problem in polar decoding. One method that has been tried is Belief Propagation (BP) decoding, starting with [7]. In BP decoding, the decoder has the capability of making multiple bit decisions in parallel. Indeed, BP throughputs of 2 Gb/s (with clock frequency 500 MHz) and 4.6 Gb/s (with clock frequency 300 MHz) are reported in [8] and [9], respectively. Generally speaking, the throughput advantage of BP decoding is observed at high SNR values, where correct decoding can be achieved after a small number of iterations; this advantage of BP decoders over SC decoders diminishes as the SNR decreases.

A second algorithmic approach to break the throughput bottleneck is to exploit the fact that polar codes are a class of generalized concatenated codes (GCC). More precisely, a polar code C of length-N is constructed from two length-N/2codes C_1 and C_2 , using the well-known Plotkin $|\mathbf{u}|\mathbf{u} + \mathbf{v}|$ code combining technique [10]. The recursive nature of the polar code construction ensures that the constituent codes C_1 and C_2 are polar codes in their own right and each can be further decomposed into two polar codes of length N/4, and so on, until the block-length is reduced to one. In order to improve the throughput of a polar code, one may introduce specific measures to speed up the decoding of the constituent polar codes encountered in the course of such recursive decomposition. For example, when a constituent code C_i of rate 0 or 1 is encountered, the decoding becomes a trivial operation and can be completed in one clock cycle. Similarly, decoding is trivial when the constituent code is a repetition code or a single parity-check code. Such techniques have been applied earlier in the context of Reed-Muller codes by [11] and [12]. They have been also used in speeding up SC decoders for polar codes by [13]. Results reported by such techniques show a throughput of 1 Gb/s by using designs tailored for specific codes [14].

1549-8328 © 2016 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

Manuscript received August 15, 2015; revised October 23, 2015 and December 7, 2015; accepted January 26, 2016. Date of publication February 24, 2016; date of current version April 5, 2016. This work was supported by the FP7 Network of Excellence NEWCOM# under grant agreement 318306. This paper was recommended by Associate Editor X. Zhang.

On the other hand, decoders utilizing such shortcuts require reconfiguration when the code is changed, which makes their use difficult in systems using adaptive coding methods.

Implementation methods such as precomputations, pipelined, and unrolled designs, have also been proposed to improve the throughput of SC decoders. These methods trade hardware complexity for gains in throughput. For example, it has been shown that the decoding latency may be reduced to N by doubling the number of adders in a SC decoder circuit [18]. A similar approach has been used in a first ASIC implementation of a SC decoder to reduce the latency at the decision-level LLR calculations by N/2 clock cycles and provide a throughput of 49 Mb/s with 150 MHz clock frequency for a rate-1/2 code [5]. In contrast, pipelined and unrolled designs do not affect the latency of the decoder; the increase in throughput is obtained by decoding multiple codewords simultaneously without resource sharing. A recent study [19] exhibits a SC decoder achieving 254 Gb/s throughput with a fully-unrolled and deeply-pipelined architecture using component code properties for a rate-1/2 code. Pipelining in the context of polar decoders was used earlier in various forms and in a more limited manner in [2]-[4], [18], and [20].

SC decoders, while being simple, are suboptimal. In [15], SC *list-of-* L decoding was proposed for decoding polar codes, following similar ideas developed earlier by [16] for Reed-Muller codes. Ordinary SC decoding is a special case of SC list decoding with list size L = 1. SC list decoders show markedly better performance compared to SC decoders at the expense of complexity, and are subject to the same throughput bottleneck problems as ordinary SC decoding. Parallel decision-making techniques, as discussed above, can be applied to improve the throughput of SC list decoding. For instance, it was shown in [17] that by using 4-bit parallel decisions, a list-of-2 SC decoder can achieve a throughput of around 500 Mb/s with a clock frequency of 500 MHz.

The present work is motivated by the desire to obtain highthroughput SC decoders with low power consumption, which has not been a main concern in literature so far. These desired properties are attained by designing completely combinational decoder architectures, which is possible thanks to the recursive and feed-forward (non-iterative) structure of the SC algorithm. Combinational decoders operate at lower clock frequencies compared to ordinary synchronous (sequential logic) decoders. However, in a combinational decoder an entire codeword is decoded in one clock cycle. This allows combinational decoders to operate with less power while maintaining a high throughput, as we demonstrate in the remaining sections of this work.

Pipelining can be applied to combinational decoders at any depth to adjust their throughput, hardware usage, and power consumption characteristics. Therefore, we also investigate the performance of pipelined combinational decoders. We do not use any of the multi-bit decision shortcuts in the architectures we propose. Thus, for a given block length, the combinational decoders that we propose retain the inherent flexibility of polar coding to operate at any desired code rate between zero and one. Retaining such flexibility is important since one of the main motivations behind the combinational decoder is to use it as an "accelerator" module as part of a hybrid decoder that combines




Fig. 1. Communication scheme with polar coding.

a synchronous SC decoder with a combinational decoder to take advantage of the best characteristics of the two types of decoders. We give an analytical discussion of the throughput of hybrid-logic decoders to quantify the advantages of the hybrid decoder.

The rest of this paper is organized as follows. Section II give a brief discussion of polar coding to define the SC decoding algorithm. Section III introduces the main decoder architectures considered in this paper, namely, combinational decoders, pipelined combinational decoders, and hybrid-logic decoders. Also included in that section is an analysis of the hardware complexity and latency of the proposed decoders. Implementation results of combinational decoders and pipelined combinational decoders are presented in Section IV, with a detailed power consumption analysis for combinational decoders. Also presented in the same section is an analysis of the throughput improvement obtained by hybrid-logic decoders relative to synchronous decoders. Section V concludes the paper.

Throughout the paper, vectors are denoted by boldface lowercase letters. All matrix and vector operations are over vector spaces over the binary field \mathbb{F}_2 . Addition over \mathbb{F}_2 is represented by the \oplus operator. For any set $S \subseteq \{0, 1, \ldots, N-1\}$, S^c denotes its complement. For any vector $\mathbf{u} = (u_0, u_1, \ldots, u_{N-1})$ of length N and set $S \subseteq \{0, 1, \ldots, N-1\}$, $\mathbf{u}_S \stackrel{\text{def}}{=} [u_i : i \in S]$. We define a binary sign function $s(\ell)$ as

$$s(\ell) = \begin{cases} 0, & \text{if } \ell \ge 0\\ 1, & \text{otherwise.} \end{cases}$$
(1)

II. BACKGROUND ON POLAR CODING

We briefly describe the basics of polar coding in this section, including the SC decoding algorithm. Consider the system given in Fig. 1, in which a polar code is used for channel coding. All input/output signals in the system are vectors of length N, where N is the length of the polar code that is being used.

The encoder input vector $\mathbf{u} \in \mathbb{F}_2^N$ consists of a *data* part \mathbf{u}_A and a *frozen* part \mathbf{u}_{A^c} , where A is chosen in accordance with polar code design rules as explained in [1]. We fix the frozen part \mathbf{u}_{A^c} to zero in this study. We define a *frozen-bit indicator* vector \mathbf{a} so that \mathbf{a} is a 0–1 vector of length N with

$$a_i = egin{cases} 0, & ext{if } i \in \mathcal{A}^c \ 1, & ext{if } i \in \mathcal{A}. \end{cases}$$

The frozen-bit indicator vector is made available to the decoder in the system.

The channel W in the system is an arbitrary discrete memoryless channel with input alphabet $\mathcal{X} = \{0, 1\}$, output alphabet \mathcal{Y} and transition probabilities $\{W(y|x) : x \in \mathcal{X}, y \in \mathcal{Y}\}$. In each use of the system, a codeword $\mathbf{x} \in \mathbb{F}_2^N$ is transmitted, and a channel output vector $\mathbf{y} \in \mathcal{Y}^N$ is received. The receiver calculates a log-likelihood ratio (LLR) vector $\boldsymbol{\ell} = (\ell_1, \dots, \ell_N)$ with

$$\ell_i = \ln\left(\frac{P(y_i|x_i=0)}{P(y_i|x_i=1)}\right)$$

and feeds it into the SC decoder.

Algorithm 1: $\hat{\mathbf{u}} = \text{DECODE}(\boldsymbol{\ell}, \boldsymbol{a})$
$N = length(\ell)$
if $N == 2$ then
$\hat{u}_0 \leftarrow \mathrm{s}\left(f(\ell_0, \ell_1)\right) \cdot a_0$
$\hat{u}_1 \leftarrow \mathrm{s}\left(g(\ell_0, \ell_1, \hat{u}_0)\right) \cdot a_1$
return $\hat{\mathbf{u}} \leftarrow (\hat{u}_0, \hat{u}_1)$
else
$\mid \ \boldsymbol{\ell}' \leftarrow f_{N/2}(\boldsymbol{\ell})$
$a' \leftarrow (a_0, \dots, a_{N/2-1})$
$\mathbf{\hat{u}}' \leftarrow DECODE(oldsymbol{\ell}',oldsymbol{a}')$
$\mathbf{v} \leftarrow Encode(\mathbf{\hat{u}}')$
$\ell'' \leftarrow g_{N/2}(\ell, \mathbf{v})$
$a'' \leftarrow (a_{N/2}, \ldots, a_{N-1})$
$\mathbf{\hat{u}}'' \leftarrow DECODE(\boldsymbol{\ell}'', \boldsymbol{a}'')$
return $\mathbf{\hat{u}} \leftarrow (\mathbf{\hat{u}}', \mathbf{\hat{u}}'')$
end

The decoder in the system is an SC decoder as described in [1], which takes as input the channel LLRs and the frozen-bit indicator vector and calculates an estimate $\hat{\mathbf{u}} \in \mathbb{F}_2^N$ of the data vector \mathbf{u} . The SC algorithm outputs bit decisions sequentially, one at a time in natural index order, with each bit decision depending on prior bit decisions. A precise statement of the SC algorithm is given in Algorithm 1, where the functions $f_{N/2}$ and $g_{N/2}$ are defined as

$$f_{\frac{N}{2}}(\boldsymbol{\ell}) = (f(\ell_0, \ell_1), \dots, f(\ell_{N-2}, \ell_{N-1}))$$
$$g_{\frac{N}{2}}(\boldsymbol{\ell}, \mathbf{v}) = (g(\ell_0, \ell_1, v_0), \dots, g(\ell_{N-2}, \ell_{N-1}, v_{N/2-1}))$$

with

$$f(\ell_1, \ell_2) = 2 \tanh^{-1} \left(\tanh\left(\frac{\ell_1}{2}\right) \tanh\left(\frac{\ell_2}{2}\right) \right)$$
$$g(\ell_1, \ell_2, v) = \ell_1(-1)^v + \ell_2.$$

In actual implementations discussed in this paper, the function f is approximated using the *min-sum* formula

$$f(\ell_1, \ell_2) \approx (1 - 2s(\ell_1)) \cdot (1 - 2s(\ell_2)) \cdot \min\{|\ell_1|, |\ell_2|\}$$
(2)

and g is realized in the alternative (exact) form

$$g(\ell_1, \ell_2, v) = \ell_2 + (1 - 2v) \cdot \ell_1.$$
(3)

A key property of the SC decoding algorithm that makes lowcomplexity implementations possible is its recursive nature, where a decoding instance of block length N is broken in the decoder into two decoding instances of lengths N/2 each.




Fig. 2. SC decoding trellis for N = 4.




Fig. 3. Combinational decoder for N = 4.

III. SC DECODER USING COMBINATIONAL LOGIC

The pseudocode in Algorithm 1 shows that the logic of SC decoding contains no loops, hence it can be implemented using only combinational logic. The potential benefits of a combinational implementation are high throughput and low power consumption, which we show are feasible goals. In this section, we first describe a combinational SC decoder for length N = 4 to explain the basic idea. Then, we describe the three architectures that we propose. Finally, we give an analysis of complexity and latency characteristics of the proposed architectures.

A. Combinational Logic for SC Decoding

In a combinational SC decoder the decoder outputs are expressed directly in terms of decoder inputs, without any registers or memory elements in between the input and output stages. Below we give the combinational logic expressions for a decoder of size N = 4, for which the signal flow graph (trellis) is depicted in Fig. 2.

At Stage 0 we have the LLR relations

$$\begin{aligned} \ell'_0 &= f(\ell_0, \ell_1), \quad \ell'_1 = f(\ell_2, \ell_3) \\ \ell''_0 &= g(\ell_0, \ell_1, \hat{u}_0 \oplus \hat{u}_1), \quad \ell''_1 = g(\ell_2, \ell_3, \hat{u}_1). \end{aligned}$$

At Stage 1, the decisions are extracted as follows.

$$\begin{split} \hat{u}_0 &= s \left[f \left(f(\ell_0, \ell_1), f(\ell_2, \ell_3) \right) \right] \cdot a_0 \\ \hat{u}_1 &= s \left[g \left(f(\ell_0, \ell_1), f(\ell_2, \ell_3), \hat{u}_0 \right) \right] \cdot a_1 \\ \hat{u}_2 &= s \left[f \left(g(\ell_0, \ell_1, \hat{u}_0 \oplus \hat{u}_1), g(\ell_2, \ell_3, \hat{u}_1) \right) \right] \cdot a_2 \\ \hat{u}_3 &= s \left[g \left(g(\ell_0, \ell_1, \hat{u}_0 \oplus \hat{u}_1), g(\ell_2, \ell_3, \hat{u}_1), \hat{u}_2 \right) \right] \cdot a_3 \end{split}$$




Fig. 4. Recursive architecture of polar decoders for block length N.

where the decisions \hat{u}_0 and \hat{u}_2 may be simplified as

$$egin{aligned} \hat{u}_0 &= [s(\ell_0) \oplus s(\ell_1) \oplus s(\ell_2) \oplus s(\ell_3)] \cdot a_0 \ \hat{u}_2 &= [s\left(g(\ell_0,\ell_1,\hat{u}_0 \oplus \hat{u}_1)
ight) \oplus s\left(g(\ell_2,\ell_3,\hat{u}_1)
ight)] \cdot a_2. \end{aligned}$$

Fig. 3 shows a combinational logic implementation of the above decoder using only comparators and adders. We use sign-magnitude representation, as in [21], to avoid excessive number of conversions between different representations. Channel observation LLRs and calculations throughout the decoder are represented by Q bits. The function g of (3) is implemented using the precomputation method suggested in [18] to reduce latency. In order to reduce latency and complexity further, we implement the decision logic for odd-indexed bits as

$$\hat{u}_{2i+1} = \begin{cases} 0, & \text{if } a_{2i+1} = 0\\ s(\lambda_2), & \text{if } a_{2i+1} = 1 \text{ and } |\lambda_2| \ge |\lambda_1| & (4)\\ s(\lambda_1) \oplus \hat{u}_{2i}, & \text{otherwise.} \end{cases}$$

B. Architectures

In this section, we propose three SC decoder architectures for polar codes: combinational, pipelined combinational, and hybrid-logic decoders. Thanks to the recursive structure of the SC decoder, the above combinational decoder of size N = 4will serve as a basic building block for the larger decoders that we discuss in the next subsection.

1) Combinational Decoder: A combinational decoder architecture for any block length N using the recursive algorithm in Algorithm 1 is shown in Fig. 4. This architecture uses two combinational decoders of size N/2, with glue logic consisting of one $f_{N/2}$ block, one $g_{N/2}$ block, and one size-N/2 encoder block.

The RTL schematic for a combinational decoder of this type is shown in Fig. 5 for N = 8. The decoder submodules of size-4 are the same as in Fig. 3. The size-4 encoder is implemented using combinational circuit consisting of XOR gates. The logic blocks in a combinational decoder are directly connected without any synchronous logic elements in-between, which helps the decoder to save time and power by avoiding memory read/write operations. Avoiding the use of memory also reduces hardware complexity. In each clock period, a new channel observation LLR vector is read from the input registers and a decision vector is written to the output registers. The clock period is equal to the overall combinational delay of the circuit, which determines the throughput of the decoder. The decoder differentiates between frozen bits and data bits by AND gates and the frozen bit indicators a_i , as shown in Fig. 3. The frozenbit indicator vector can be changed at the start of each decoding operation, making it possible to change the code configuration




Fig. 5. RTL schematic for combinational decoder (N = 8).

in real time. Advantages and disadvantages of combinational decoders will be discussed in more detail in Section IV.

2) Pipelined Combinational Decoder: Unlike sequential circuits, the combinational architecture explained above has no need for any internal storage elements. The longest path delay determines the clock period in such a circuit. This saves hardware by avoiding usage of memory, but slows down the decoder. In this subsection, we introduce pipelining in order to increase the throughput at the expense of some extra hardware utilization.

It is seen in Fig. 4 that the outputs of the first decoder block $(DECODE(\ell', a'))$ are used by the encoder to calculate partialsums. Therefore, this decoder needs to preserve its outputs after they settle to their final values. However, this particular decoder can start the decoding operation for another codeword if these partial-sums are stored with the corresponding channel observation LLRs for the second decoder $(DECODE(\ell'', a''))$. Therefore, adding register blocks to certain locations in the decoder enable a pipelined decoding process.

Early examples of pipelining in the context of synchronous polar decoders are [2]–[4]. In synchronous design with pipelining, shared resources at certain stages of decoding have to be duplicated in order to prevent conflicts on calculations when multiple codewords are processed in the decoder. The number of duplications and their stages depend on the number of codewords to be processed in parallel. Since pipelined decoders are derived from combinational decoders, they do not use resource sharing; therefore, resource duplications are not needed. Instead, pipelined combinational decoders aim to reuse the existing resources. This resource reuse is achieved by using storage elements to save the outputs of smaller combinational




Fig. 6. Recursive architecture for pipelined polar decoders for block length N.

TABLE I
Schedule for Single Stage Pipelined Combinational Decoder

Clock Cycle	1	2	3	4	5	6	7	8
Input of DECODE(ℓ, a)	ℓ_1	ℓ_2	ℓ_3	ℓ_4	ℓ_5	ℓ_6		
Output of DECODE(ℓ', a')		$\hat{\mathbf{u}}_1'$	$\hat{\mathbf{u}}_{2}'$	$\hat{\mathbf{u}}_{3}'$	$\hat{\mathbf{u}}_4'$	$\hat{\mathbf{u}}_5'$	$\hat{\mathbf{u}}_{6}'$	
Output of DECODE(ℓ'', a'')			$\mathbf{\hat{u}_{1}^{\prime\prime}}$	$\hat{\mathbf{u}}_{2}^{\prime\prime}$	$\hat{\mathbf{u}}_{3}^{\prime\prime}$	$\hat{\mathbf{u}}_4^{\prime\prime}$	$\hat{\mathbf{u}}_5''$	$\hat{\mathbf{u}}_{6}^{\prime\prime}$
Output of DECODE(ℓ, a)			$\hat{\mathbf{u}}_1$	$\hat{\mathbf{u}}_{2}$	û3	$\hat{\mathbf{u}}_4$	\hat{u}_5	\hat{u}_6

decoder components and re-employ them in decoding of another codeword.

A single stage pipelined combinational decoder is shown in Fig. 6. The channel observation LLR vectors ℓ_1 and ℓ_2 in this architecture correspond to different codewords. The partial-sum vector \mathbf{v}_1 is calculated from the first half of the decoded vector for ℓ_1 . Output vectors $\hat{\mathbf{u}}'_2$ and $\hat{\mathbf{u}}''_1$ are the first and second halves of decoded vectors for ℓ_2 and ℓ_1 , respectively. The schedule for this pipelined combinational decoder is given in Table I.

As seen from Table I, pipelined combinational decoders, like combinational decoders, decode one codeword per clock cycle. However, the maximum path delay of a pipelined combinational decoder for block length N is approximately equal to the delay of a combinational decoder for block length N/2. Therefore, the single stage pipelined combinational decoder in Fig. 6 provides approximately twice the throughput of a combinational decoder for the same block length. On the other hand, power consumption and hardware usage increase due to the added storage elements and increased operating frequency. Pipelining stages can be increased by making the two combinational decoders for block length N/2 in Fig. 6 also pipelined in a similar way to increase the throughput further. Comparisons between combinational decoders and pipelined combinational decoders are given in more detail in Section IV.

3) Hybrid-Logic Decoder: In this part, we give an architecture that combines synchronous decoders with combinational decoders to carry out the decoding operations for component codes. In sequential SC decoding of polar codes, the decoder slows down every time it approaches the decision level (where decisions are made sequentially and number of parallel calculations decrease). In a hybrid-logic SC decoder, the combinational decoder is used near the decision level to speed up the SC decoder by taking advantage of the GCC structure of polar code. The GCC structure is illustrated in Fig. 7, which shows that a polar code C of length N = 8 can be seen as the concatenation of two polar codes C_1 and C_2 of length N' = N/2 = 4, each.

The dashed boxes in Fig. 7 represent the component codes C_1 and C_2 . The input bits of component codes are $\hat{\mathbf{u}}^{(1)} = (\hat{u}_0^{(1)}, \ldots, \hat{u}_3^{(1)}) = (\hat{u}_0, \ldots, \hat{u}_3)$ and $\hat{\mathbf{u}}^{(2)} = (\hat{u}_0^{(2)}, \ldots, \hat{u}_3^{(2)}) =$

$u_0(u_0^1)$	$\left[\begin{array}{ccc} & & & \\ & & & \\ & & & \\ \end{array} \right] \left[\begin{array}{ccc} & & & \\ & & \\ & & \\ \end{array} \right] \left[\begin{array}{ccc} & & & \\ & & \\ \end{array} \right] \left[\begin{array}{ccc} & & & \\ & & \\ \end{array} \right] \left[\begin{array}{ccc} & & \\ \end{array} \left[\begin{array}{ccc} & & \\ \end{array} \right] \left[\begin{array}{ccc} & & \\ \end{array} \right] \left[\begin{array}{ccc} & & \\ \end{array} \right] \left[\begin{array}{ccc} & & \\ \end{array} \\ \left[\begin{array}{ccc} & & \\ \end{array} \right] \left[\begin{array}{ccc} & & \\ \end{array} \\ \left[\begin{array}{ccc} & & \\ \end{array} \\ \left[\begin{array}{ccc} & & \\ \end{array} \right] \left[\begin{array}{ccc} & & \\ \end{array} \\ \left[\end{array} \right] \left[\begin{array}{ccc} & & \\ \end{array} \\ \\ \left[\begin{array}{ccc} & & \\ \end{array} \\ \left[\begin{array}{ccc} & & \\ \end{array} \\ \left[\end{array} \right] \left[\begin{array}{cccc} & & \\ \end{array} \\ \\ \left[\end{array} \left[\begin{array}{cccc} & & \\ \end{array}$	x_0
$u_1(u_1^1)$		x_4
$u_2(u_2^1)$		x_2
$u_3(u_3^1)$		x_6
$u_4(u_0^2)$	\mathcal{C}_2 ; x_0^2	x_1
$u_5(u_1^2)$	$\Psi = \Psi + \Psi + \Psi$	x_5
$u_6(u_2^2)$	$\psi \mid x_1^2$	x_3
$u_7(u_3^2)$		x_7
	······································	

Fig. 7. Encoding circuit of C with component codes C_1 and C_2 (N = 8 and N' = 4).




Fig. 8. Decoding trellis for hybrid-logic decoder (N = 8 and N' = 4).

 $(\hat{u}_4, \ldots, \hat{u}_7)$. For a polar code of block length 8 and R = 1/2, the frozen bits are \hat{u}_0 , \hat{u}_1 , \hat{u}_2 , and \hat{u}_4 . This makes 3 input bits of C_1 and 1 input bit of C_2 frozen bits; thus, C_1 is a R = 3/4 code with $\hat{u}_0^{(1)}$, $\hat{u}_1^{(1)}$, $\hat{u}_2^{(1)}$, and C_2 is a R = 1/4 code with $\hat{u}_0^{(2)}$ frozen.

Encoding of C is done by first encoding $\hat{\mathbf{u}}^{(1)}$ and $\hat{\mathbf{u}}^{(2)}$ separately using encoders for block length 4 and obtain coded outputs $\hat{\mathbf{x}}^{(1)}$ and $\hat{\mathbf{x}}^{(2)}$. Then, each pair of coded bits $(\hat{\mathbf{x}}_i^{(1)}, \hat{\mathbf{x}}_i^{(2)})$, $0 \le i \le 3$, is encoded again using encoders for block length 2 to obtain the coded bits of C.

Decoding of C is done in a reversed manner with respect to encoding explained above. Fig. 8 shows the decoding trellis for the given example. Two separate decoding sessions for block length 4 are required to decode component codes C_1 and C_2 . We denote the input LLRs for component codes as $\lambda^{(1)}$ and $\lambda^{(2)}$, as shown in Fig. 8. These inputs are calculated by the operations at stage 0. The frozen bit indicator vector of C is $\boldsymbol{a} = (0, 0, 0, 1, 0, 1, 1, 1)$ and the frozen bit vectors of component codes are $\boldsymbol{a}^{(1)} = (0, 0, 0, 1)$ and $\boldsymbol{a}^{(2)} = (0, 1, 1, 1)$. It is seen that $\lambda^{(2)}$ depends on the decoded outputs of C_1 , since g functions are used to calculate $\lambda^{(2)}$ from input LLRs. This implies that the component codes cannot be decoded in parallel.

The dashed boxes in Fig. 8 show the operations performed by a combinational decoder for N' = 4. The operations outside the boxes are performed by a synchronous decoder. The sequence of decoding operations in this hybrid-logic decoder is as follows: a synchronous decoder takes channel observations LLRs and use them to calculate intermediate LLRs that require no partial-sums at stage 0. When the synchronous decoder completes its calculations at stage 0, the resulting intermediate LLRs are passed to a combinational decoder for block length 4. The combinational decoder outputs $\hat{u}_0, \ldots, \hat{u}_3$ (uncoded bits of the first component code) while the synchronous decoder waits for a period equal to the maximum path delay of combinational decoder. The decoded bits are passed to the synchronous decoder to be used in partial-sums ($\hat{u}_0 \oplus \hat{u}_1 \oplus \hat{u}_2 \oplus \hat{u}_3$, $\hat{u}_1 \oplus \hat{u}_3, \hat{u}_2 \oplus \hat{u}_3$, and \hat{u}_3). The synchronous decoder calculates the intermediate LLRs using these partial-sums with channel observation LLRs and passes the calculated LLRs to the combinational decoder, where they are used for decoding of $\hat{u}_4, \ldots, \hat{u}_7$ (uncoded bits of the second component code). Since the combinational decoder architecture proposed in this work can adapt to operate on any code set using the frozen bit indicator vector input, a single combinational decoder is sufficient for decoding all bits. During the decoding of a codeword, each decoder (combinational and sequential) is activated 2 times.

Algorithm 2 shows the algorithm for hybrid-logic polar decoding for general N and N'. For the *i*th activation of combinational and sequential decoders, $1 \le i \le N/N'$, the LLR vector that is passed from synchronous to combinational decoder, the frozen bit indicator vector for the *i*th component code, and the output bit vector are denoted by $\lambda^{(i)} = (\lambda_0^{(i)}, \ldots, \lambda_{N'-1}^{(i)})$, $a^{(i)} = (a_{(i-1)N'}, \ldots, a_{iN'-1})$, and $\hat{\mathbf{u}}^{(i)} = (\hat{u}_{(i-1)N'}, \ldots, \hat{u}_{iN'-1})$, respectively. The function DECODE_SYNCH represents the synchronous decoder that calculates the intermediate LLR values at stage $(\log_2(N/N') - 1)$, using the channel observations and partial-sums at each repetition.

Algorithm 2: $HL_DECODE(\ell, a, N')$
for $i = 1$ to N/N' do
if $i == 1$ then
$ \begin{vmatrix} \mathbf{if} \ i == 1 \ \mathbf{then} \\ \ \boldsymbol{\lambda}^{(i)} \leftarrow Decode_Synch(\boldsymbol{\ell}, i, N') \end{vmatrix} $
else
$\mid \hspace{0.1 cm} \boldsymbol{\lambda}^{(i)} \leftarrow ext{Decode}_Synch(\boldsymbol{\ell}, i, N', \mathbf{\hat{u}}^{(i-1)})$
end
$\mathbf{\hat{u}}^{(i)} \leftarrow DECODE(oldsymbol{\lambda}^{(i)},oldsymbol{a}^{(i)})$
end
return û

During the time period in which combinational decoder operates, the synchronous decoder waits for $\lceil D_{N'} \cdot f_c \rceil$ clock cycles, where f_c is the operating frequency of synchronous decoder and $D_{N'}$ is the delay of a combinational decoder for block length N'. We can calculate the approximate latency gain obtained by a hybrid-logic decoder with respect to the corresponding synchronous decoder as follows: let $L_S(N)$ denote the latency of a synchronous decoder for block length N. The latency reduction obtained using a combinational decoder for a component code of length-N' in a single repetition is $L_r(N') = L_S(N') - \lceil D_{N'} \cdot f_c \rceil$. In this formulation, it is assumed that no numerical representation conversions are needed when LLRs are passed from synchronous to combinational decoder. Furthermore, we assume that maximum path delays of combinational and synchronous decoders do not change significantly when they are implemented together. Then, the latency gain factor can be approximated as

$$g(N,N') \approx \frac{L_S(N)}{L_S(N) - \left(\frac{N}{N'}\right)L_r(N')}.$$
(5)

The approximation is due to the additional latency from partialsum updates at the end of each repetition using the N' decoded bits. Efficient methods for updating partial sums can be found in [6] and [22]. This latency gain multiplies the throughput of synchronous decoder, so that:

$$\Gamma P_{\mathrm{HL}}(N, N') = g(N, N') \operatorname{TP}_{S}(N)$$

where $\text{TP}_S(N, N')$ and $\text{TP}_{\text{HL}}(N)$ are the throughputs of synchronous and hybrid-logic decoders, respectively. An example of the analytical calculations for throughputs of hybrid-logic decoders is given in Section IV.

C. Analysis

In this section, we analyze the complexity and delay of combinational architectures. We benefit from the recursive structure of polar decoders (Algorithm 1) in the provided analyses.

1) Complexity: Combinational decoder complexity can be expressed in terms of the total number of comparators, adders, and subtractors in the design, as they are the basic building blocks of the architecture with similar complexities.

First, we estimate the number of comparators. Comparators are used in two different places in the combinational decoder as explained in Section III-A: in implementing the function f in (2), and as part of decision logic for odd-indexed bits. Let c_N denote the number of comparators used for implementing the function f for a decoder of block length N. From Algorithm 1, we see that the initial value of c_N may be taken as $c_4 = 2$. From Fig. 3, we observe that there is the recursive relationship

$$c_N = 2c_{\frac{N}{2}} + \frac{N}{2} = 2\left(2c_{\frac{N}{4}} + \frac{N}{4}\right) + \frac{N}{2} = \dots$$

This recursion has the following (exact) solution:

$$c_N = \frac{N}{2}\log_2\frac{N}{2}$$

as can be verified easily.

Let s_N denote the number of comparators used for the decision logic in a combinational decoder of block length N. We observe that $s_4 = 2$ and more generally $s_N = 2s_{N/2}$; hence,

$$s_N = \frac{N}{2}$$

Next, we estimate the number of adders and subtractors. The function g of (3) is implemented using an adder and a subtractor, as explained in Section III-A. We define r_N as the total

TABLE II Combinational Delays of Components in $\mathsf{DECODE}(\ell,a)$

Block	Delay
$f_{N/2}(\ell)$	$\delta_c + \delta_m$
$DECODE(\ell', a')$	$D'_{N/2}$
$ENCODE(\mathbf{v})$	$E_{N/2}$
$g_{N/2}(\ell,\mathbf{v})$	δ_m
$DECODE(\ell'', a'')$	$D_{N/2}^{\prime\prime}$

number of adders and subtractors in a combinational decoder for block length N. Observing that $r_N = 2c_N$, we obtain

$$r_N = N \log_2\left(\frac{N}{2}\right)$$

Thus, the total number of basic logic blocks with similar complexities is given by

$$c_N + s_N + r_N = N\left(\frac{3}{2}\log_2(N) - 1\right)$$
 (6)

which shows that the complexity of the combinational decoder is roughly $N \log_2(N)$.

2) Combinational Delay: We approximately calculate the delay of combinational decoders using Fig. 4. The combinational logic delays, excluding interconnect delays, of each component forming $\text{DECODE}(\ell, a)$ block is listed in Table II.

The parallel comparator block $f_{N/2}(\ell)$ in Fig. 4 has a combinational delay of $\delta_c + \delta_m$, where δ_c is the delay of a comparator and δ_m is the delay of a multiplexer. The delay of the parallel adder and subtractor block $g_{N/2}(\ell, \mathbf{v})$ appears as δ_m due to the precomputation method, as explained in Section III-A. The maximum path delay of the encoder can be approximated as $E_{N/2} \approx [\log_2(N/2)]\delta_x$, where δ_x denotes the propagation delay of a 2-input XOR gate.

We model $D'_{N/2} \approx D''_{N/2}$, although it is seen from Fig. 4 that $\text{DECODE}(\ell', a')$ has a larger load capacitance than $\text{DECODE}(\ell'', a'')$ due to the $\text{ENCODE}(\mathbf{v})$ block it drives. However, this assumption is reasonable since the circuits that are driving the encoder block at the output of $\text{DECODE}(\ell', a')$ are bit-decision blocks and they compose a small portion of the overall decoder block. Therefore, we can express D_N as

$$D_N = 2D'_{\frac{N}{2}} + \delta_c + 2\delta_m + E_{\frac{N}{2}}.$$
 (7)

We use the combinational decoder for N = 4 as the base decoder to obtain combinational decoders for larger block lengths in Section III-A. Therefore, we can write D_N in terms of D'_4 and substitute the expression for D'_4 to obtain the final expression for combinational delay. Using the recursive structure of combinational decoders, we can write

$$D_N = \frac{N}{4} D'_4 + \left(\frac{N}{4} - 1\right) (\delta_c + 2\delta_m) + \left(\frac{3N}{4} - \log_2(N) - 1\right) \delta_x + T_N.$$
(8)

Next, we obtain an expression for D'_4 using Fig. 3. Assuming $\delta_c \geq 3\delta_x + \delta_a$, we can write

$$D'_4 = 3\delta_c + 4\delta_m + \delta_x + 2\delta_a \tag{9}$$

where δ_a represents the delay of an AND gate. Finally, substituting (9) in (8), we get

$$D_N = N\left(\frac{3\delta_m}{2} + \delta_c + \delta_x + \frac{\delta_a}{2}\right) - \left\{\delta_c + 2\delta_m + \left[\log_2(N) + 1\right]\delta_x\right\} + T_N \quad (10)$$

for N > 4. The interconnect delay of the overall design, T_N , cannot be formulated since the routing process is not deterministic.

We had mentioned in Section III-A that the delay reduction obtained by precomputation in adders increases linearly with N. This can be seen by observing the expressions (8) and (9). Reminding that we model the delay of an adder with precomputation by δ_m , the first and second terms of (8) contain the delays of adder block stages, both of which are multiplied by a factor of roughly N/4. This implies that the overall delay gain obtained by precomputation is approximately equal to the difference between the delay of an adder and a multiplexer, multiplied by N/2.

The expression (10) shows the relation between basic logic element delays and maximum path delay of combinational decoders. As N grows, the second term in (8) becomes negligible with respect to the first term, making the maximum path delay linearly proportional to $((3\delta_m/2) + \delta_c + \delta_x + (\delta_a/2))$ with the additive interconnect delay term T_N . Combinational architecture involves heavy routing and the interconnect delay is expected to be a non-negligible component in maximum path delay. The analytical results obtained here will be compared with implementation results in the next section.

IV. PERFORMANCE RESULTS

In this section, implementation results of combinational and pipelined combinational decoders are presented. Throughput and hardware usage are studied both in ASIC and FPGA, and a detailed discussion of the power consumption characteristics is given form the ASIC design.

The metrics we use to evaluate ASIC implementations are throughput, energy-per-bit, and hardware efficiency, which are defined as

$$Throughput[b/s] = \frac{N[bit]}{D_N[sec]}$$

$$Energy - per - bit[J/b] = \frac{Power[W]}{Throughput[b/s]}$$
Hardware Efficiency[b/s/m²] = $\frac{Throughput[b/s]}{Area[m^2]}$ (11)

respectively. These metrics of combinational decoders are also compared with state-of-the-art decoders. The number of lookup tables (LUTs) and flip-flops (FFs) in the design are studied in addition to throughput in FPGA implementations. Formulas for achievable throughputs in hybrid-logic decoders are also given in this section.

TABLE III ASIC IMPLEMENTATION RESULTS									
Ν	26	27	2^{8}	2 ⁹	2^{10}				
Technology		90) nm, 1.3	V					
Area [mm ²]	0.153	0.338	0.759	1.514	3.213				
Number of Cells	24.3K	57.2K	127.5K	260.8K	554.3K				
Dec. Power [mW]	99.8	138.8	158.7	181.4	190.7				
Frequency [MHz]	45.5	22.2	11.0	5.2	2.5				
Throughput [Gb/s]	2.92	2.83	2.81	2.69	2.56				
Engyper-bit [pJ/b]	34.1	49.0	56.4	67.4	74.5				
Hard. Eff. [Mb/s/mm ²]	19084	8372	3700	1776	796				




Fig. 9. FER performance with different numbers of quantization bits (N = 1024, R = 1/2).

A. ASIC Synthesis Results

1) Post-Synthesis Results: Table III gives the post-synthesis results of combinational decoders using Cadence Encounter RTL Compiler for block lengths $2^6 - 2^{10}$ with Faraday's UMC 90 nm 1.3 V FSD0K-A library. Combinational decoders of such sizes can be used as standalone decoders, e.g., wireless transmission of voice and data; or as parts of a hybrid-logic decoder of much larger size, as discussed in Section III-B3. We use Q = 5 bits for quantization in the implementation. As shown in Fig. 9, the performance loss with 5-bit quantization is negligible at N = 1024 (this is true also at lower block lengths, although not shown here).

The results given in Table III verify the analytical analyses for complexity and delay. It is expected from (6) that the ratio of decoder complexities for block lengths N and N/2should be approximately 2. This can be verified by observing the number of cells and area of decoders in Table III. As studied in Section III-C2, (8) implies that the maximum path delay is approximately doubled due to the basic logic elements, and there is also a non-deterministic additive delay due to the interconnects, which is also expected to at least double when block length is doubled. The maximum delay results in Table III show that this analytical derivation also holds for the given block lengths.

It is seen from Table III that the removal of registers and RAM blocks from the design keeps the hardware usage at moderate levels despite the high number of basic logic blocks in the architecture. Moreover, the delays due to register read and write operations and clock setup/hold times are discarded, which accumulate to significant amounts as N increases.

TABLE IV Power Consumption

N	2^{6}	2^{7}	2^{8}	2^{9}	2^{10}
Stat. [nW]	701.8	1198.7	2772.8	6131.2	14846.7
Dyn. [mW]	99.8	138.8	158.7	181.3	190.5

2) Power Analysis: Table III shows that the power consumption of combinational decoders tends to saturate as N increases. In order to fully understand this behavior, a detailed report for power characteristics of combinational decoders is given in Table IV.

Table IV shows the power consumption in combinational decoders in two parts: static and dynamic power. Static power is due to the leakage currents in transistors when there is no voltage change in the circuit. Therefore, it is proportional to the number of transistors and capacitance in the circuit ([23]). By observing the number of cells given in Table III, we can verify the static power consumption doubling in Table IV when N is doubled. On the other hand, dynamic power consumption is related with the total charging and discharging capacitance in the circuit and defined as

$$P_{\rm dynamic} = \alpha C V_{\rm DD}^2 f_c \tag{12}$$

where α represents the average percentage of the circuit that switches with the switching voltage, C is the total load capacitance, $V_{\rm DD}$ is the drain voltage, and f_c is the operating frequency of the circuit ([23]). The behavior of dynamic power consumption given in Table IV can be explained as follows: The total load capacitance of the circuit is approximately doubled when N is doubled, since load capacitance is proportional to the number of cells in the decoder. On the other hand, operating frequency of the circuit is approximately reduced to half when N is doubled, as discussed above. Activity factor represents the switching percentage of load capacitance, thus, it is not affected from changes in N. Therefore, the multiplication of these parameters produce approximately the same result for dynamic power consumption in decoders for different block lengths.

The decoding period of a combinational decoder is almost equally shared by the two combinational decoders for half code length. During the first half of this period, the bit estimate voltage levels at the output of the first decoder may vary until they are stabilized. These variations cause the input LLR values of the second decoder to change as they depend on the partialsums that are calculated from the outputs of the first decoder. Therefore, the second decoder may consume undesired power during the first half of decoding period. In order to prevent this, the partial-sums are fed to the $g_{N/2}$ block through 2-input AND gates, the second input of which is given as low during the first half of delay period and high during the second half. This method can be recursively applied inside the decoders for half code lengths in order to reduce the power consumption further.

We have observed that small variations in timing constraints may lead to significant changes in power consumption. More precise figures about power consumption will be provided in the future when an implementation of this design becomes available.

 TABLE V

 Comparison With State-of-the-Art Polar Decoders

	Comb.	[5]	[6]	[9]	**		
Decoder Type	SC	SC	SC	BF	**		
Block Length	1024	1024	1024	10	24		
Technology	90 nm	180 nm	65 nm	65	nm		
Area [mm ²]	3.213	1.71	0.68	1.4	76		
Voltage [V]	1.3	1.3	1.2	1.0	0.475		
Freq. [MHz]	2.5	150	1010	300	50		
Power [mW]	190.7	67	-	477.5	18.6		
TP [Mb/s]	2560	49†	497	4676	779.3		
Engyper-bit [pJ/b]	74.5	1370	-	102.1	23.8		
Hard. Eff. [Mb/s/mm ²]	796	29*	730*	3168	528		
	Converte	ed to 65 nm,	1.0 V				
Area [mm ²]	1.676	0.223	0.68	1.4	76		
Power [mW]	81.5	14.3	-	477.5	82.4		
TP [Mb/s]	3544	136	497	4676	779.3		
Engyper-bit [pJ/b]	23.0	105.2	-	102.1	105.8		
Hard. Eff. [Mb/s/mm ²]	2114	610	730	3168	528		
* Not presented in the paper, calculated from the presented results							

* Not presented in the paper, calculated from the presented results

** Results are given for (1024, 512) code at 4dB SNR

[†] Information bit throughput for (1024, 512) code

3) Comparison With Other Polar Decoders: In order to have a better understanding of decoder performance, we compare the combinational decoder for N = 1024 with three state-of-theart decoders in Table V. We use standard conversion formulas in [24] and [25] to convert all designs to 65 nm, 1.0 V for a fair (subject to limitations in any such study) comparison.

As seen from the technology-converted results in Table V, combinational decoder provides the highest throughput among the state-of-the-art SC decoders. Combinational decoders are composed of simple basic logic blocks with no storage elements or control circuits. This helps to reduce the maximum path delay of the decoder by removing delays from read/write operations, setup/hold times, complex processing elements, and their management. Another factor that reduces the delay is assigning a separate logic element to each decoding operation, which allows simplifications such as the use of comparators instead of adders for odd-indexes bit decisions. Furthermore, the precomputation method reduces the delays of addition/subtraction operations to that of multiplexers. These elements create an advantage to the combinational decoders in terms of throughput with respect to even fully-parallel SC decoders; and therefore, [5] and [6], which are semi-parallel decoders with slightly higher latencies than fully-parallel decoders. The reduced operating frequency gives the combinational decoders a low power consumption when combined with simple basic logic blocks, and the lack of read, write, and control operations.

The use of separate logic blocks for each computation in decoding algorithm and precomputation method increase the hardware consumption of combinational decoders. This can be observed by the areas spanned by the three SC decoders. This is an expected result due to the trade-off between throughput, area, and power in digital circuits. However, the high throughput of combinational decoders make them hardware efficient architectures, as seen in Table V.

Implementation results for BP decoder in [9] are given for operating characteristics at 4 dB SNR, so that the decoder requires 6.57 iterations per codeword for low error rates. The

TABLE VI Comparison With State-of-the-Art LDPC Decoders

	Comb.**	[26]*	[27]
Code/Decoder Type	Polar/SC	LDPC/BP	LDPC/BP
Block Length	512	672	672
Code Rate	Any	1/2, 5/8, 3/4, 7/8	1/2
Area [mm ²]	0.79	1.56	1.60
Power [mW]	77.5	361†	782.9 ^{††}
TP [Gb/s]	3.72	5.79†	9.0 ^{††}
Engyper-bit [pJ/b]	20.8	62.4	89.5**
Hard. Eff. [Gb/s/mm ²]	4.70	3.7	5.63**

* Technology=65 nm, 1.0 V

** Technology converted to 65 nm, 1.0 V

 † Results are given for (672,588) code and 5 iterations without

early termination †† Results are given for (672, 336) code and 10 iterations without early termination

number of required iterations for BP decoders increase at lower SNR values Therefore, throughput of the BP decoder in [9] is expected to decrease while its power consumption increases with respect to the results in Table V. On the other hand, SC decoders operate with the same performance metrics at all SNR values since the total number of calculations in conventional SC decoding algorithm is constant $(N \log_2 N)$ and independent from the number of errors in the received codeword.

The performance metrics for the decoder in [9] are given for low-power-low-throughput and high-power-high-throughput modes. The power reduction in this decoder is obtained by reducing the operating frequency and supply voltage for the same architecture, which also leads to the reduction in throughput. Table V shows that the throughput of the combinational decoder is only lower than the throughput of [9] when it is operated at high-power mode. In this mode, [9] provides a throughput which is approximately 1.3 times larger than the throughput of combinational decoder, while consuming 5.8 times more power. The advantage of combinational decoders in power consumption can be seen from the energy-per-bit characteristics of decoders in Table V. The combinational decoder consumes the lowest energy per decoded bit among the decoders in comparison.

4) Comparison With LDPC Decoders: A comparison of combinational SC polar decoders with state-of-the-art LDPC decoders is given in Table VI. The LDPC decoder presented in [26] is a multirate decoder capable of operating with 4 different code rates. The LDPC decoder in [27] is a high throughput LDPC decoder. It is seen from Table VI that the throughputs of LDPC decoders are higher than that of combinational decoders for 5 and 10 iterations without early termination. The throughput is expected to increase for higher and decrease for lower SNR values, as explained above. Power consumption and area of the LDPC decoder.

An advantage of combinational architecture is that it provides a flexible architecture in terms of throughput, power consumption, and area by its pipelined version. One can increase the throughput of a combinational decoder by adding any number of pipelining stages. This increases the operating frequency and number of registers in the circuit, both of which increase the dynamic power consumption in the decoder core and storage

		Combinatio	nal Decoder		Pipelined Combinational Decoder				
N	LUT	FF	RAM (bits)	TP [Gb/s]	LUT	FF	RAM (bits)	TP [Gb/s]	TP Gain
2^{4}	1479	169	112	1.05	777	424	208	2.34	2.23
2^{5}	1918	206	224	0.88	2266	568	416	1.92	2.18
2^{6}	5126	392	448	0.85	5724	1166	832	1.80	2.11
2^{7}	14517	783	896	0.82	13882	2211	1664	1.62	1.97
2^{8}	35152	1561	1792	0.75	31678	5144	3328	1.58	2.10
2^{9}	77154	3090	3584	0.73	77948	9367	6656	1.49	2.04
2^{10}	193456	6151	7168	0.60	190127	22928	13312	1.24	2.06

TABLE VII FPGA IMPLEMENTATION RESULTS

parts of the circuit. The changes in throughput and power consumption with the added registers can be estimated using the characteristics of the combinational decoder. Therefore, combinational architectures present an easy way to control the trade-off between throughput, area, and power. FPGA implementation results for pipelined combinational decoders are given in the next section.

B. FPGA Implementation Results

Combinational architecture involves heavy routing due to the large number of connected logic blocks. This increases hardware resource usage and maximum path delay in FPGA implementations, since routing is done through pre-fabricated routing resources as opposed to ASIC. In this section, we present FPGA implementations for the proposed decoders and study the effects of this phenomenon.

Table VII shows the place-and-route results of combinational and pipelined combinational decoders on Xilinx Virtex-6-XC6VLX550T (40 nm) FPGA core. The implementation strategy is adjusted to increase the speed of the designs. We use RAM blocks to store the input LLRs, frozen bit indicators, and output bits in the decoders. FFs in combinational decoders are used for small logic circuits and fetching the RAM outputs, whereas in pipelined decoder they are also used to store the input LLRs and partial-sums for the second decoding function (Fig. 4). It is seen that the throughputs of combinational decoders in FPGA drop significantly with respect to their ASIC implementations. This is due to the high routing delays in FPGA implementations of combinational decoders, which increase up to 90% of the overall delay.

Pipelined combinational decoders are able to obtain throughputs on the order of Gb/s with an increase in the number FFs used. Pipelining stages can be increased further to increase the throughput with a penalty of increasing FF usage. The results in Table VII show that we can double the throughput of combinational decoder for every N by one stage of pipelining as expected.

The error rate performance of combinational decoders is given in Fig. 10 for different block lengths and rates. The investigated code rates are commonly used in various wireless communication standards (e.g., WiMAX, IEEE 802.11n). It is seen from Fig. 10 that the decoders can achieve very low error rates without any error floors.

C. Throughput Analysis for Hybrid-Logic Decoders

As explained in Section III-B3, a combinational decoder can be combined with a synchronous decoder to increase its




Fig. 10. FER performance of combinational decoders for different block lengths and rates.

throughput by a factor g(N, N') as in (5). In this section, we present analytical calculations for the throughput of a hybridlogic decoder. We consider the semi-parallel architecture in [21] as the synchronous decoder part and use the implementation results given in the paper for the calculations.

A semi-parallel SC decoder employs P processing elements, each of which are capable of performing the operations (2) and (3) and perform one of them in one clock cycle. The architecture is called semi-parallel since P can be chosen smaller than the numbers of possible parallel calculations in early stages of decoding. The latency of a semi-parallel architecture is given by

$$L_{\rm SP}(N,P) = 2N + \frac{N}{P}\log_2\left(\frac{N}{4P}\right).$$
 (13)

The minimum latency that can be obtained with the semiparallel architecture by increasing hardware usage is 2N - 2, the latency of a conventional SC algorithm, when P = N/2. Throughput of a semi-parallel architecture is its maximum operating frequency divided by its latency. Therefore, using N/2 processing elements does not provide a significant multiplicative gain for the throughput of the decoder.

We can approximately calculate the approximate throughput of a hybrid-logic decoder with semi-parallel architecture using the implementation results given in [21]. Implementations in [21] are done using Stratix IV FPGA, which has a similar technology with Virtex-6 FPGA used in this work. Table VIII gives these calculations and comparisons with the performances of semi-parallel decoder.

Table VIII shows that throughput of a hybrid-logic decoder is significantly better than the throughput of a semi-parallel decoder. It is also seen that the multiplicative gain increases as the size of the combinational decoder increases. This increase

FOR SEMI-FARALLEL SC DECODER										
Ν	Р	f [Mhz]	TP _{SP} [Mb/s]	N'	g	TP _{HLSP} [Mb/s]				
2^{10}	64	173	85	24	5.90	501				
2^{10}	64	173	85	25	6.50	552				
$\frac{\frac{2}{2^{10}}}{\frac{2^{11}}{2^{11}}}$	64	173	85	26	7.22	613				
2^{11}	64	171	83	2^{4}	5.70	473				
2^{11}	64	171	83	2^{5}	6.23	517				
2^{11}	64	171	83	26	7.27	603				

TABLE VIII Approximate Throughput Increase for Semi-Parallel SC Decoder

is dependent on P, as P determines the decoding stage after which the number of parallel calculations become smaller than the hardware resources and causes the throughput bottleneck. It should be noted that the gain will be smaller for decoders that spend less clock cycles in final stages of decoding trellis, such as [28] and [29]. The same method can be used in ASIC to obtain a high increase in throughput.

Hybrid-logic decoders are especially useful for decoding large codewords, for which the hardware usage is high for combinational architecture and latency is high for synchronous decoders.

V. CONCLUSION

In this paper, we proposed a combinational architecture for SC polar decoders with high throughput and low power consumption. The proposed combinational SC decoder operates at much lower clock frequencies compared to typical synchronous SC decoders and decodes a codeword in one long clock cycle. Due to the low operating frequency, the combinational decoder consumes less dynamic power, which reduces the overall power consumption.

Post-synthesis results showed that the proposed combinational architectures are capable of providing a throughput of approximately 2.5 Gb/s with a power consumption of 190 mW for a 90 nm 1.3 V technology. These figures are independent of the SNR level at the decoder input. We gave analytical formulas for the complexity and delay of the proposed combinational decoders that verify the implementation results, and provided a detailed power analysis for the ASIC design. We also showed that one can add pipelining stages at any desired depth to this architecture in order to increase its throughput at the expense of increased power consumption and hardware complexity.

We also proposed a hybrid-logic SC decoder architecture that combined the combinational SC decoder with a synchronous SC decoder so as to extend the range of applicability of the purely combinational design to larger block lengths. In the hybrid structure, the combinational part acts as an *accelerator* for the synchronous decoder in improving the throughput while keeping complexity under control. The conclusion we draw is that the proposed combinational SC decoders offer a fast, energy-efficient, and flexible alternative for implementing polar codes.

ACKNOWLEDGMENT

The authors acknowledge O. Arıkan, A. Z. Alkar, and A. Atalar for the useful discussions and support during the

course of this work. The authors are also grateful to the reviewers for their constructive suggestions and comments.

REFERENCES

- E. Arıkan, "Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels," *IEEE Trans. Inf. Theory*, vol. 55, no. 7, pp. 3051–3073, Jul. 2009.
- [2] E. Arıkan, "Polar codes: A pipelined implementation," in Proc. Int. Symp. Broadband Commun. (ISBC2010), Melaka, Malaysia, 2010, pp. 11–14.
- [3] C. Leroux, I. Tal, A. Vardy, and W. J. Gross, "Hardware architectures for successive cancellation decoding of polar codes," 2010. [Online]. Available: http://arxiv.org/abs/1011.2919.
- [4] A. Pamuk, "An FPGA implementation architecture for decoding of polar codes," in *Proc. 8th Int. Symp. Wireless Commun. (ISWCS)*, 2011, pp. 437–441.
- [5] A. Mishra, A. Raymond, L. Amaru, G. Sarkis, C. Leroux, P. Meinerzhagen, A. Burg, and W. Gross, "A successive cancellation decoder ASIC for a 1024-bit polar code in 180 nm CMOS," in *Proc. IEEE Asian Solid State Circuits Conf. (A-SSCC)*, 2012, pp. 205–208.
- [6] Y. Fan and C.-Y. Tsui, "An efficient partial-sum network architecture for semi-parallel polar codes decoder implementation," *IEEE Trans. Signal Process.*, vol. 62, no. 12, pp. 3165–3179, Jun. 2014.
- [7] E. Arikan, "A performance comparison of polar codes and Reed-Muller codes," *IEEE Commun. Lett.*, vol. 12, no. 6, pp. 447–449, Jun. 2008.
- [8] B. Yuan and K. Parhi, "Architectures for polar BP decoders using folding," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, 2014, pp. 205–208.
- [9] Y. S. Park, Y. Tao, S. Sun, and Z. Zhang, "A 4.68 gb/s belief propagation polar decoder with bit-splitting register file," in *Symp. VLSI Circuits Dig. Tech. Papers*, 2014, pp. 1–2.
- [10] M. Plotkin, "Binary codes with specified minimum distance," *IRE Trans. Inf. Theory*, vol. IT-6, no. 4, pp. 445–450, Sep. 1960.
- [11] G. Schnabl and M. Bossert, "Soft-decision decoding of Reed-Muller codes as generalized multiple concatenated codes," *IEEE Trans. Inf. Theory*, vol. 41, no. 1, pp. 304–308, Jan. 1995.
- [12] I. Dumer and K. Shabunov, "Recursive decoding of Reed-Muller codes," in *Proc. IEEE Int. Symp. Inf. Theory (ISIT)*, Sorrento, Italy, 2000, p. 63.
- [13] A. Alamdar-Yazdi and F. Kschischang, "A simplified successivecancellation decoder for polar codes," *IEEE Commun. Lett.*, vol. 15, no. 12, pp. 1378–1380, Dec. 2011.
- [14] G. Sarkis, P. Giard, A. Vardy, C. Thibeault, and W. Gross, "Fast polar decoders: Algorithm and implementation," *IEEE J. Sel. Areas Commun.*, vol. 32, no. 5, pp. 946–957, May 2014.
- [15] I. Tal and A. Vardy, "List decoding of polar codes," in *Proc. IEEE Int. Symp. Inf. Theory (ISIT)*, 2011, pp. 1–5.
- [16] I. Dumer and K. Shabunov, "Soft-decision decoding of Reed-Muller codes: Recursive lists," *IEEE Trans. Inf. Theory*, vol. 52, no. 3, pp. 1260–1266, Mar. 2006.
- [17] B. Yuan and K. Parhi, "Low-latency successive-cancellation list decoders for polar codes with multibit decision," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 10, pp. 2268–2280, Oct. 2015.
- [18] C. Zhang and K. Parhi, "Low-latency sequential and overlapped architectures for successive cancellation polar decoder," *IEEE Trans. Signal Process.*, vol. 61, no. 10, pp. 2429–2441, May 2013.
- [19] P. Giard, G. Sarkis, C. Thibeault, and W. J. Gross, "Unrolled polar decoders, part I: Hardware architectures," 2015. [Online]. Available: http:// arxiv.org/abs/1505.01459.
- [20] C. Zhang and K. Parhi, "Interleaved successive cancellation polar decoders," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, 2014, pp. 401–404.
- [21] C. Leroux, A. Raymond, G. Sarkis, and W. Gross, "A semi-parallel successive-cancellation decoder for polar codes," *IEEE Trans. Signal Process.*, vol. 61, no. 2, pp. 289–299, Jan. 2013.
- [22] A. Raymond and W. Gross, "A scalable successive-cancellation decoder for polar codes," *IEEE Trans. Signal Process.*, vol. 62, no. 20, pp. 5339–5347, Oct. 2014.
- [23] N. Weste and D. Harris, *Integrated Circuit Design*. Boston, MA, USA: Pearson, 2011.
- [24] C.-C. Wong and H.-C. Chang, "Reconfigurable turbo decoder with parallel architecture for 3gpp lte system," *IEEE Trans. Circuits and Syst. II, Exp. Briefs*, vol. 57, no. 7, pp. 566–570, Jul. 2010.
- [25] A. Blanksby and C. Howland, "A 690-mW 1-gb/s 1024-b, rate-1/2 lowdensity parity-check code decoder," *IEEE J. Solid-State Circuits*, vol. 37, no. 3, pp. 404–412, Mar. 2002.

- [26] S.-W. Yen, S.-Y. Hung, C.-L. Chen, C. Hsie-Chia, S.-J. Jou, and C.-Y. Lee, "A 5.79-Gb/s energy-efficient multirate LDPC codec chip for IEEE 802.15.3c applications," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 2246–2257, Sep. 2012.
- [27] Y. S. Park, "Energy-efficient decoders of near-capacity channel codes," Ph.D. dissertation, Univ. Michigan, Ann Arbor, MI, USA, 2014.
- [28] A. Pamuk and E. Arikan, "A two phase successive cancellation decoder architecture for polar codes," in *Proc. IEEE Int. Symp. Inf. Theory (ISIT)*, 2013, pp. 957–961.
- [29] B. Yuan and K. Parhi, "Low-latency successive-cancellation polar decoder architectures using 2-bit decoding," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 4, pp. 1241–1254, Apr. 2014.



Onur Dizdar (S'10) was born in Ankara, Turkey, in 1986. He received the B.S. and M.S. degrees in electrical and electronics engineering from the Middle East Technical University, Ankara, in 2008 and 2011. He is currently a Ph.D. candidate in the Department of Electrical and Electronics Engineering, Bilkent University, Ankara. He also works as a Senior Design Engineer in ASELSAN, Turkey.



Erdal Arıkan (S'84–M'79–SM'94–F'11) was born in Ankara, Turkey, in 1958. He received the B.S. degree from the California Institute of Technology, Pasadena, CA, USA, in 1981, and the S.M. and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 1982 and 1985, respectively, all in Electrical Engineering. Since 1987 he has been with the Electrical-Electronics Engineering Department of Bilkent University, Ankara, where he works as a professor. He is the recipient of 2010 IEEE Information Theory Society Paper Award and

the 2013 IEEE W. R. G. Baker Award, both for his work on polar coding.