A New Five-Parameter MOS Transistor Mismatch Model

Teresa Serrano-Gotarredona and Bernabé Linares-Barranco

Abstract—A new five-parameter MOS transistor mismatch model is introduced capable of predicting transistor mismatch with very high accuracy for ohmic and saturation regions, including short-channel transistors. The new model is based on splitting the contribution of the mobility degradation parameter mismatch $\Delta\theta$ into two components, and modulating them as the transistor transitions from ohmic to saturation regions. The model is tested for a wide range of transistor sizes (30), and shows excellent precision, never reported before for such a wide range of transistor sizes, including short-channel transistors.

Index Terms— Analog circuit modeling, analog circuit simulation, analog VLSI design, mismatch modeling, transistor mismatch, transistor modeling..

I. INTRODUCTION

■ HARACTERIZATION and simulation of MOS transistor mismatch is crucial for precision analog design. Mismatch models include two terms: 1) a size dependent and 2) a distance dependent term [1]. The distance dependent term can be compensated through layout techniques (such as common centroids [2]), and is consequently less critical for precise analog design. In this letter, we will concentrate on the size dependent term. Usually, statistical characterization parameters are extracted independently for different regions of operation [1], [3]. However, when very small transistor lengths are used and a very wide range of transistor sizes are considered, the traditional mismatch models provide poor fit between measured and predicted values. Parameters extracted for ohmic region do not predict correctly measurements for saturation, and vice versa. Consequently, for good mismatch prediction, a set of mismatch parameters had to be extracted for ohmic region, and another set for saturation. In this letter, we report on an extended mismatch model whose statistical parameters are extracted simultaneously from curves measured in the ohmic and saturation regions, and a unique set of five mismatch parameters is obtained valid for both regions of operation. As a result, an extraordinary fit between measured and predicted mismatch is obtained, for both regions of operation, and for a very wide range of transistor sizes, including minimum channel length transistors.

Manuscript received May 20 1999. The review of this letter was arranged by Editor E. Sangiorgi.

The authors are with the National Microelectronics Center, 41012 Sevilla, Spain (e-mail: bernabe@imse.cnm.es; www.imse.cnm.es/~bernabe).

Publisher Item Identifier S 0741-3106(00)00436-5.

II. THE NEW MISMATCH MODEL

An acceptable strong inversion large-signal transistor model for mismatch is [1], [3]

$$I_{DS} = \beta \frac{V_{GS} - V_T(V_{SB}) - \frac{1}{2}V_{DS_{\text{eff}}}}{1 + \theta(V_{GS} - V_T(V_{SB}))} V_{DS_{\text{eff}}}$$

$$V_T(V_{SB}) = V_{T0} + \gamma \left[\sqrt{\phi + V_{SB}} - \sqrt{\phi} \right]$$
 (1)

where

 $\begin{array}{ll} V_{DS_{\rm eff}} = V_{DS} & \text{in ohmic region;} \\ V_{DS_{\rm eff}} = & \text{in saturation;} \\ V_{GS} - V_T(V_{SB}) & \\ \beta = \mu C_{ox} W/L & \text{current gain factor;} \\ V_{T0} & \text{zero-bias threshold voltage;} \\ \gamma & \text{bulk threshold parameter;} \\ \theta & \text{mobility degradation parameter.} \end{array}$

However, for short-channel transistors, the effect of source and drain series resistance as well as carriers velocity saturation are important for mismatch, but are not modeled in (1). The effect of drain and source series resistances can be included in (1) by replacing V_{GS} by $V_{GS}-I_{DS}R_S$ and V_{DS} by $V_{DS}-I_{DS}(R_S+R_D)$. After neglecting high-order terms, an equation similar to (1) results in which θ has been substituted by

$$\theta_{\text{eff}} = \theta + \beta (R_S + R_D) - \beta R_D \frac{V_{DS_{\text{eff}}}}{V_{GS} - V_T}.$$
 (2)

The effects of carriers velocity saturation ν_s can be introduced by dividing the right-hand side of (1) by $1 + V_{DS_{\rm eff}} \mu/(2\nu_s L)$ [4],[5]. Again, this can be approximated by replacing in (1) θ by

$$\theta_{\text{eff}} = \theta + \beta (R_D + R_S) + \left(\frac{\mu}{2\nu_s L} - \beta R_D\right) \frac{V_{DS_{\text{eff}}}}{V_{GS} - V_T}$$

$$= \theta_o + \theta_e \frac{V_{DS_{\text{eff}}}}{V_{GS} - V_T} \tag{3}$$

where both effects—series resistances and carriers velocity saturation—are included. Parameters $\theta_o = \theta + \beta(R_D + R_S)$ and $\theta_e = (\mu/2\nu_s L) - \beta R_D$ have been defined for convenience. Substituting (3) into (1) yields

$$I_{DS} = \beta \frac{V_{GS} - V_T(V_{SB}) - \frac{1}{2}V_{DS_{\text{eff}}}}{1 + \theta_o(V_{GS} - V_T(V_{SB})) + \theta_e V_{DS_{\text{eff}}}}.$$
 (4)

Differentiating (4) yields the following mismatch model:

$$\begin{split} \frac{\Delta I_{DS}}{I_{DS}} &= \frac{\Delta \beta}{\beta} + \frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial V_T} \left(\Delta V_{T0} + \frac{\partial V_T}{\partial \gamma} \Delta \gamma \right) \\ &+ \frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial \theta_o} \Delta \theta_o + \frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial \theta_e} \Delta \theta_e \end{split} \tag{5}$$

where the set of five mismatch parameters $\{\Delta\beta/\beta, \Delta V_{T0}, \Delta\gamma, \Delta\theta_o, \text{ and } \Delta\theta_e\}$ characterizes transistor mismatch for any bias point. Note that $\Delta\theta_o$ is the $\Delta\theta_{\rm eff}$ mismatch in ohmic region for $V_{DS}\approx 0$ and $\Delta\theta_o+\Delta\theta_e$ is the $\Delta\theta_{\rm eff}$ mismatch in saturation. In order to characterize the five mismatch parameters $\{\Delta\beta/\beta, \Delta V_{T0}, \Delta\gamma, \Delta\theta_o, \Delta\theta_e\}$, (5) needs to be measured in ohmic region (with $V_{DS}\approx 0$) to extract $\Delta\theta_o$, and in saturation to extract $\Delta\theta_o+\Delta\theta_e$.

III. MISMATCH CHARACTERIZATION RESULTS

A mismatch characterization chip including 30 different NMOS and PMOS transistor arrays of different sizes was fabricated in the ES2 1.0- μ m CMOS process [6]. Transistor widths were W=40, 20, 10, 5, 2.5, and 1.25 μ m while lengths were L=40, 10, 4, 2, and 1 μ m. Each array contained 30 transistor pairs. For each pair, four I-V curves were measured

Curve 1:
$$V_{DS} = 0.1 \text{ V}$$
 $V_{SB} = 0 \text{ V}$ $V_{GS} \in [1.5, 5 \text{ V}]$
Curve 2: $V_{DS} = 0.1 \text{ V}$ $V_{GS} = 3 \text{ V}$ $V_{SB} \in [0, 2 \text{ V}]$
Curve 3: $V_{DS} = 4 \text{ V}$ $V_{SB} = 0 \text{ V}$ $V_{GS} \in [1.5, 5 \text{ V}]$
Curve 4: $V_{DS} = 4 \text{ V}$ $V_{GS} = 3 \text{ V}$ $V_{SB} \in [0, 2 \text{ V}]$.

First, the large-signal parameters β , V_{T0} , γ , θ and ϕ were extracted for each curve using nonlinear curve fitting techniques [7]. These parameters were used to compute the partial derivatives in (5) for each of the four measured curves. Afterwards, four versions of (5) were obtained, one for each of the curves in (6), and were fitted simultaneously to the measured data $\Delta I_{DS}/I_{DS}$ resulting in a unique set of mismatch parameters for each transistor pair $\{\Delta\beta/\beta,\,\Delta V_{T0},\,\Delta\gamma,\,\Delta\theta_o,\,\Delta\theta_e\}$ valid for saturation and ohmic regions. Statistical characterization of these five parameters results in five standard deviations $\sigma_{\beta},\,\sigma_{V_{T0}},\,\sigma_{\gamma},\,\sigma_{\theta_o},\,\sigma_{\theta_e}$ and ten correlation coefficients for each transistor size, which can be used to predict the current mismatch variance

$$\sigma^{2}\left(\frac{\Delta I_{DS}}{I_{DS}}\right) = \sigma_{\beta}^{2} + \left(\frac{1}{I_{DS}}\frac{\partial I_{DS}}{\partial V_{T}}\right)^{2}$$

$$\cdot \left(\sigma_{V_{T_{0}}}^{2} + \left(\frac{\partial V_{T}}{\partial \gamma}\right)^{2}\sigma_{\gamma}^{2}\right)$$

$$+ \left(\frac{1}{I_{DS}}\frac{\partial I_{DS}}{\partial \theta_{o}}\right)^{2}\sigma_{\theta_{o}}^{2} + \left(\frac{1}{I_{DS}}\frac{\partial I_{DS}}{\partial \theta_{e}}\right)^{2}\sigma_{\theta_{e}}^{2}$$

$$+ \text{correlation terms.} \tag{7}$$

Table I shows the extracted large-signal values for θ_o and θ_e for all NMOS transistor sizes. Fig. 1 compares the measured

TABLE I EXTRACTED VALUES FOR (θ_o, θ_e) IN

w	$l = 40 \mu m$	$l = 10 \mu m$	$l = 4\mu m$	$l = 2\mu m$	$l = 1 \mu m$
$40\mu m$	0.08,-0.05	0.09,-0.04	0.12,0.03	0.17,0.24	0.31,1.90
$20\mu m$	0.08,-0.05	0.09,-0.04	0.11,0.04	0.16,0.23	0.27,1.73
$10\mu m$	0.08,-0.05	0.09,-0.04	0.11,0.03	0.15,0.22	0.25,1.51
$5\mu m$	0.07,-0.05	0.08,-0.03	0.10,0.03	0.14,0.20	0.23,1.28
$2.5 \mu m$	0.07,-0.04	0.08,-0.03	0.10,0.02	0.13,0.17	0.21,0.94
$1.25 \mu m$	0.06,-0.04	0.07,-0.03	0.09,0.02	0.12,0.14	0.21,0.77




Fig. 1. Measured versus predicted current mismatch $\sigma(\Delta I_{DS}/I_{DS})$ (in %) for all NMOS transistor sizes for (a) Curve 1, (b) Curve 2, (c) Curve 3, and (d) Curve 4. Symbols denote different transistor lengths: circles $L=40~\mu \mathrm{m}$, crosses $L=10~\mu \mathrm{m}$, stars $L=4~\mu \mathrm{m}$, diamonds $L=2~\mu \mathrm{m}$, and triangles $L=1~\mu \mathrm{m}$.




Fig. 2. Comparison of $\sigma(\Delta I_{DS}/I_{DS})$ for all four measured curves using different mismatch models, for NMOS transistors of size $W=40~\mu\text{m},\,L=2~\mu\text{m}$.

values of $\sigma(\Delta I_{DS}/I_{DS})$ (shown with symbols) with those predicted by (7) for the four measured curves of (6), for all 30 NMOS transistor sizes. As can be seen, the agreement between measured and predicted mismatch is excellent. Such agreement cannot be achieved using conventional mismatch models for such a wide range of transistor sizes, including short-channel (1 μ m) transistors.

In order to compare with other models, Fig. 2 shows $\sigma(\Delta I_{DS}/I_{DS})$ for NMOS transistors of size $W=40~\mu m$, $L=2~\mu m$, for all four measured curves. Circles are measured values. Continuous lines are predicted values using the model proposed in this letter, including all correlation coefficients. Dashed lines are predicted with the same model, but considering only the three most relevant correlation coefficients $(r_{(\Delta\beta,\Delta\theta_o)}, r_{(\Delta\beta,\Delta\theta_e)}, r_{(\Delta\beta,\Delta\gamma)})$. Dotted lines correspond to

extracting only $\{\Delta\beta/\beta, \Delta V_{T0}, \Delta\gamma\}$ for ohmic region, and use the resulting $\{\sigma_{\beta}, \sigma_{V_{T0}}, \sigma_{\gamma}\}$ (without correlation coefficients) to predict $\sigma(\Delta I_{DS}/I_{DS})$ in both ohmic and saturation regions. This is the method used by Pelgrom [1]. Dashed-dotted lines correspond to extracting $\{\Delta\beta/\beta, \Delta V_{T0}, \Delta\gamma\}$ for both regions, and use the resulting $\{\sigma_{\beta}, \sigma_{V_{T0}}, \sigma_{\gamma}\}$ (without correlation coefficients) to predict $\sigma(\Delta I_{DS}/I_{DS})$ in both regions. Lines with little squares correspond to extracting $\{\Delta\beta/\beta, \Delta V_{T0}, \Delta\gamma, \Delta\theta\}$ in saturation, and use the resulting $\{\sigma_{\beta}, \sigma_{V_{T0}}, \sigma_{\gamma}, \sigma_{\theta}\}$ (and correlation coefficients) to predict $\sigma(\Delta I_{DS}/I_{DS})$ in both regions [3]. Lines with little triangles are the same but extracting $\{\Delta\beta/\beta, \Delta V_{T0}, \Delta\gamma, \Delta\theta\}$ in ohmic region. And finally, lines with diamonds are the same but extracting $\{\Delta\beta/\beta, \Delta V_{T0}, \Delta\gamma, \Delta\theta\}$ for both regions.

REFERENCES

- M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," *IEEE J. Solid State Circuits*, vol. 24, pp. 1433–1440, 1989.
- [2] P. E. Allen and D. R. Holberg, CMOS Analog Design, New York: Holt, Rinehart and Winston Inc., 1987.
- [3] J. Bastos, M. Steyaert, A. Pergoot, and W. Sansen, "Mismatch characterization of submicron MOS transistors," *Analog Integrated Circuits and Signal Processing*, vol. 12, pp. 95–106, 1997.
- [4] Y. Tsividis, Operation and Modeling of the MOS Transistor, New York: McGraw-Hill, 1988.
- [5] U. Cilingiroglu, Systematic Analysis of Bipolar and MOS Transistors. Norwood, MA: Artech House, 1993.
- [6] T. Serrano-Gotarredona and B. Linares-Barranco, "Systematic width-and-length dependent cmos transistor mismatch characterization and Simulation," *J. Analog Integr. Circuits Signal Process.*, vol. 21, no. 3, 1999.
- [7] W. H. Press, B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling, *Numerical Recipes in C. The Art of Computing*. Cambridge, U.K.: Cambridge Univ. Press, 1988.