

Received April 3, 2021, accepted April 28, 2021, date of publication May 3, 2021, date of current version May 13, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3077055

A New High Gain Active Switched Network-Based Boost Converter for DC Microgrid Application

SHIMA SADAF^{ID}, (Student Member, IEEE), NASSER AL-EMADI^{ID}, (Member, IEEE),
PANDAV KIRAN MAROTI^{ID}, (Member, IEEE), AND ATIF IQBAL^{ID}, (Senior Member, IEEE)

Department of Electrical Engineering, Qatar University, Doha, Qatar

Corresponding author: Shima Sadaf (s.sadaf@qu.edu.qa)

This publication was made possible by Qatar University Collaborative research project grant # [QUCG-CENG-19/20-5] from the Qatar University. The statements made herein are solely the responsibility of the authors. Open Access funding provided by the Qatar National Library.

ABSTRACT This paper deals with an active switched inductor network-based high gain boost converter. By using less number of components in circuit topology, a higher gain in voltage can be attained at a small duty cycle value by using the proposed converter, which helps in reducing the switch voltage stress and conduction loss. In addition, it draws continuous input current, has lower diode voltage stress, and lower passive component voltage ratings. The operating principles and key waveforms in Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM) are presented. Parameter design, power loss calculation, characteristics, and comparative study with other non-isolated converters have been presented. Finally, a 200W hardware prototype is constructed and the viability of the proposed converter is verified through the experimentally obtained results.

INDEX TERMS Boost converter, active switched inductor, DC microgrid, high gain converter.

I. INTRODUCTION

A great deal of research has been carried throughout the world to explore renewable energy sources to cope up with the ever-increasing depletion of natural resources and their harmful effects on the environment as well. Although, Photovoltaic (PV) and wind generation, etc. being the renewable energy sources provide valuable environmental and economic features, there are some drawbacks associated with the utilization of these sources such as low output voltage. Distributed generation systems are local small scale power generation systems utilizing renewable energy resources to fulfill the increasing demand for electricity and environmental affairs. Fuel cells, solar PV, etc. are some of the renewable energy sources which are integrated with the DC microgrid in such systems as shown in Fig. 1. A DC microgrid is the most viable solution for the integration of PV generation systems with the AC power grid and DC loads. Solar PV is one of the most important sources of energy for the DC distributed generation system [1], [2]. The operation of the microgrid is possible in both grid-connected mode and islanding mode, where the most important matters are the system consistency

The associate editor coordinating the review of this manuscript and approving it for publication was Sonia F. Pinto^{ID}.




FIGURE 1. Structure of DC microgrid.

and sustainability [3]. High voltage gain DC-DC converters are essential to step up and alleviate the low and variable DC voltages (12V–128V) obtained from the solar PV in DC microgrid system having the bus bar voltage up to 400 V DC [4]–[7]. High voltage gain DC-DC converters mainly

provide a large conversion ratio, and high efficiency, and they are small in size [8].

Various topologies proposed for high step-up DC-DC converter in the literature mainly aim to achieve a high voltage gain for a reasonable duty ratio value with high converter efficiency value and low voltage stress value across the components [9]. The isolated and non-isolated converters are the two types of DC-DC boost converter which have their advantages and disadvantages depending on their application and requirements [3]. A high gain in voltage can be achieved by using the traditional boost DC-DC converter. However, the voltage stress across the switch is equal to the output voltage and the gain in voltage is limited by the voltage/current stress across/through the switch at large duty cycle values. Therefore, the selection of a high rating switch to meet the switch voltage stress requirement leads to high conduction loss [10]. To achieve high voltage gain, isolated converter structures such as half/full-bridge, flyback, push/pull, and forward converters have been suggested through the literature by adjusting the transformer or coupled inductor turn ratio [11]–[14]. However, there are some setbacks of these converter structures such as bulky circuitry, high switch voltage spikes, dissipation of power, transformer core saturation, and the converter active switch suffers high voltage stress because of the transformer leakage inductance. Furthermore, the requirement of a high frequency transformer, a non-dissipative snubber circuit, and an additional active clamping circuit leads to an increase in cost and size of these converters [15], [16].

The applications where galvanic insulation is not required, DC-DC converters of the non-isolated type are incorporated to attain a high voltage gain thereby reducing the overall size, weight, and volume since a high frequency transformer is not present and hence leading to an improved efficiency. The different non-isolated converter topologies discussed in the existing literature so far can be categorized as either with or without broad conversion range converters [17]. Cascade boost, quadratic boost, traditional boost converter combined with switched-capacitor technique, voltage lift, and capacitor–diode voltage multiplier are a few most commonly used non-isolated high gain converters [1], [2], [10]. However, the switched-inductor/capacitor stages incorporated in these converter configurations increase the voltage stress across the switches, the components count, cost, and complexity of the circuit. Furthermore, the switch voltage stress in the switched-inductor boost converter is relatively high with a limited value of gain, and in quadratic converters switch voltage stress value is the same as output voltage [18]. On the other hand, in the cascade boost converter, even though the two switches can be combined to make one switch to reduce circuit complexity, the voltage and current stress across the switch are still high [19]. The major drawback of the converter topologies based on switched capacitor cells and voltage lift cells is high power switches and diodes current stress due to the presence of capacitor networks, hence leading to efficiency reduction. A high gain and high

efficiency can be achieved by employing the interleaved converter technique with a lesser number of control switches and filter size reduction [20]. However, the parallel connection of numerous converters leads to increased complexity and drive circuitry. Furthermore, the other drawbacks associated with this technique are complex switching control logic, high voltage/current stress, and high loss in energy [2].

To achieve a high gain in voltage, this paper proposes a novel converter topology with reduced current stress across active switches to provide a stable constant dc voltage. The proposed topology has the advantage of providing a high voltage gain, low current stress, and low conduction loss on the active switches, simplified control, and high efficiency. The current is equally shared by both the switches and thereby reducing the conduction loss. The proposed converter topology is a transformer-less design. Both the switches are connected in parallel and thereby reducing the switch current stress. Therefore, the power circuit of the proposed converter can be designed by using low current rating switches. The solar PV panels can be integrated at 400-V bus of a dc microgrid system by incorporating the proposed converter because of the common ground connection of source and load. The proposed converter is more appropriate and a better option for PV application of 400V DC microgrid because of its properties of achieving high voltage gain, operation in a wide duty range, and unidirectional power flow. As required for the PV applications, the proposed converter is able to draw a continuous input current with low ripples from the input source. To step-up the voltage, the stages of diode/capacitor are cascaded together which in turn limits the switches, diodes, and capacitors voltage stresses. The proposed converter is a viable solution for the integration of solar PV panels into a DC microgrid because of the above-mentioned benefits where a high overall output voltage can be obtained by incorporating the proposed converter with each PV panel.




FIGURE 2. Power circuit of the proposed converter.

II. PROPOSED TOPOLOGY

The power circuit of the proposed converter is displayed in Fig. 2. It is consisting of two inductors L_1 and L_2 which have the same inductance value and switch S_1 and switch S_2 are both being turned ON and OFF at once. There are four

diodes (D_0 to D_3) and four capacitors (C_0 to C_3) in the circuit. The working principles and the steady-state analysis of the proposed converter in both CCM and DCM are discussed below.

The analysis of the steady-state characteristics for the proposed converter has been carried out on the basis of certain assumptions. First of all, considering all the circuit components to be ideal. Neglecting the ON-state resistance of the active switches, the forward voltages drop of the diodes and the effective series resistance (ESR) of the inductors and capacitors. However, it is assumed that both the inductors have equal inductance value and all the capacitors are large enough, and the capacitor voltages are considered to be constant.

A. WORKING PRINCIPLE IN CCM

The proposed converter consisting of two switches that are operating at the same time with the same duty pulse and duty ratio. Therefore, the proposed converter has two operating modes in CCM as CCM₁ and CCM₂.




FIGURE 3. Modes of operation of the proposed converter (a) CCM₁ and (b) CCM₂.

CCM₁: The switch S_1 and switch S_2 both are kept ON during mode 1. The equivalent circuit of the proposed converter for this mode is displayed in Fig. 3(a). The input supply V_{in} charges inductor L_1 via switch S_1 , the capacitor C_1 via diode D_1 and switch S_1 , and inductor L_2 via diode D_1 and switch S_2 , respectively. Simultaneously, capacitor C_3 is charged by capacitor C_2 via diode D_3 and switch S_2 , and the energy stored in capacitor C_0 is transferred to the load R . Therefore, the voltages across the inductors L_1 and L_2 , and capacitors C_1

and C_3 can be expressed as,

$$\begin{cases} V_{L1} = V_{L2} = V_{in} \\ V_{C1} = V_{in} \\ V_{C3} = V_{C2} \end{cases} \quad (1)$$

where, V_{L1} and V_{L2} are the voltages across inductors L_1 and L_2 , respectively; the voltages across capacitors C_1 and C_3 are V_{C1} and V_{C3} , respectively. The characteristics waveform of the proposed converter for each component in ideal condition is displayed in Fig. 4.




FIGURE 4. Characteristics waveform of the proposed converter in CCM.

CCM₂: During mode 2, switch S_1 and switch S_2 are both being turned OFF simultaneously. Mode 2 equivalent circuit of the proposed converter is displayed in Fig. 3(b). In mode 2, the input supply V_{in} charges the output capacitor C_0 , inductor L_1 , capacitor C_1 , inductor L_2 , and capacitor C_3 via diode D_0 . At the same time, capacitor C_2 is charged by the input

supply voltage V_{in} , inductor L_1 , capacitor C_1 , and inductor L_2 through diode D_2 . Therefore, the voltages across the inductors L_1 and L_2 can be calculated by using equations (2) and (3),

$$\begin{cases} V_{L1} + V_{L2} = V_{in} + V_{C1} + V_{C3} - V_0 \\ V_L = \frac{2V_{in} + V_{C3} - V_0}{2} \end{cases} \quad (2)$$

$$\begin{cases} V_{L1} + V_{L2} = V_{in} + V_{C1} - V_{C2} \\ V_L = \frac{2V_{in} - V_{C2}}{2} \end{cases} \quad (3)$$

where $V_{L1} = V_{L2} = V_L$; the value of capacitor voltage for the output capacitor C_0 is same as the output voltage V_0 . From (1) and (3),

$$\begin{cases} V_{in}\delta + \left(V_{in} - \frac{V_{C2}}{2}\right)(1-\delta) = 0, \\ V_{C2} = \frac{2V_{in}}{1-\delta} \end{cases} \quad (4)$$

where δ is the duty ratio. From (1) and (2),

$$\begin{cases} V_{in}\delta + \left(\frac{2V_{in} + V_{C3} - V_0}{2}\right)(1-\delta) = 0, \\ V_0 = \frac{2V_{in}}{1-\delta} + V_{C2} \end{cases} \quad (5)$$

From (4) and (5), in the ideal condition, the output voltage and output current are expressed as,

$$\begin{cases} V_0 = \frac{4V_{in}}{1-\delta} \\ I_0 = \frac{1-\delta}{4} I_{in} \end{cases} \quad (6)$$

Therefore, by simplifying (6) the voltage gain is expressed as,

$$G_{CCM} = \frac{V_0}{V_{in}} = \frac{4}{1-\delta} \quad (7)$$

B. WORKING PRINCIPLE IN DCM

The proposed converter work in DCM as soon as the inductor current reaches zero level in CC₂ of CCM. Therefore, there are three different working modes in DCM for the proposed converter: DCM₁, DCM₂, and DCM₃.

DCM₁: The working principle of DCM₁ is the same as that of CCM₁. The peak values of currents through the inductors L_1 and L_2 can be calculated by using equation (8),

$$(I_{L1})_P^I = (I_{L2})_P^I = \frac{V_{in}\delta T_S}{L} \quad (8)$$

DCM₂: During mode 2, both the switches S_1 and S_2 are kept OFF. The peak values of currents through the inductors L_1 and L_2 in this mode can be calculated by using equation (9),

$$(I_{L1})_P^H = (I_{L2})_P^H = \frac{(2V_{in} - V_{C2} - V_0)\delta_2 T_S}{2L} \quad (9)$$

DCM₃: During mode 3, switch S_1 and switch S_2 are both being turned OFF simultaneously. The power circuit in




FIGURE 5. (a) Power circuitry in DCM₃ and (b) Characteristics waveform of the proposed converter in DCM.

DCM₃ for the proposed converter is displayed in Fig. 5(a) and its respective characteristics waveform in ideal condition is displayed in Fig. 5(b). Zero energy is stored in both the induc-




FIGURE 6. (a) Gain in Voltage and (b) DCM boundary condition w.r.t. duty ratio for the proposed converter.

tors L_1 and L_2 . Hence, only the energy stored in the capacitor C_0 connected at the output is transferred to the load R . The value of δ_2 can be obtained by (8) and (9),

$$\delta_2 = \frac{2V_{in}\delta}{(2V_{in} - V_{C2} - V_0)} \quad (10)$$

From the characteristics waveform, the average value of the current through the output capacitor for one switching period is expressed as,

$$I_{C0} = \frac{\frac{1}{2}\delta_2 T_S (I_{L1})_P - I_0 T_S}{T_S} = \frac{1}{2}\delta_2 (I_{L1})_P - I_0 \quad (11)$$

From (8) & (10), under steady-state conditions

$$\frac{(V_{in}\delta)^2 T_S}{(2V_{in} - V_{C2} - V_0)L} = \frac{V_0}{R} \quad (12)$$

After rearranging (12),

$$G_{DCM} = \frac{\delta}{1-\delta} + \delta \sqrt{\frac{\delta}{(1-\delta)^2} + \frac{1}{\tau_L}} \quad (13)$$

where the normalized time constant for the inductor (τ_L) is defined as $\tau_L = \frac{L}{RT_S}$. Fig. 6(a) shows the variation of the voltage gain of the proposed converter in DCM with the change in duty ratio.

Boundary conditions can be obtained by equating $G_{CCM} = G_{DCM}$. Thus, the normalized boundary time constant for the inductor (τ_{LB}) can be obtained as,

$$\tau_{LB} = \frac{(1-\delta)^2 \delta^2}{4 - 2\delta} \quad (14)$$

Fig. 6(b) shows the boundary condition of CCM and DCM of the proposed converter w.r.t. duty ratio. It is also observed that, if τ_L is greater than τ_{LB} , the proposed converter works in CCM.

III. EFFECT OF INDUCTOR MISMATCHED

The operation of proposed converter depends on the values of the inductors L_1 and L_2 . Hence, the currents through inductors L_1 and L_2 depend on the values of inductors L_1 and L_2 .

A. WHEN VALUE OF L_1 LARGER THAN VALUE OF L_2

The characteristics waveform of the inductors L_1 and L_2 currents are shown in Fig. 7(a) below. In this case the converter operates in three modes as follows,




FIGURE 7. When $L_1 > L_2$ (a) inductor currents, and (b) Mode II.

1) MODE I (δT_S)

In this mode, switches S_1 and S_2 are turned ON and equivalent circuitry is same as mode I of CCM. The input supply V_{in} charges inductor L_1 via switch S_1 , the capacitor C_1 via diode D_1 and switch S_1 , and inductor L_2 via diode D_1 and switch S_2 , respectively. Simultaneously, capacitor C_3 is charged by capacitor C_2 via diode D_3 and switch S_2 , and the energy

stored in capacitor C_0 is transferred to the load R . The input current I_{in} is the sum of inductors currents i.e. $I_{in} = I_{L1} + I_{L2} + I_{C1}$. The slope of the inductor L_1 and L_2 currents can be obtained as follows,

$$\frac{d(I_{L1})}{dt} \approx \frac{V_{in}}{L_1}, \quad \frac{d(I_{L2})}{dt} \approx \frac{V_{in}}{L_2} \quad (15)$$

In this mode, the current through inductor L_2 is larger than current through inductor L_1 since $L_2 < L_1$.

2) MODE II (kT_s)

This mode occurs for small time duration of kT_s as shown in Fig. 7(a). When switches S_1 and S_2 are just turned OFF. The equivalent circuitry is shown Fig. 7(b), where diode D_1 is forward biased. During this mode, the current through inductor L_1 increases with a positive slope and the current through inductor L_2 decreases with large negative slope. The value of current through inductor L_2 is larger than current through inductor L_1 . Also, the input current I_{in} is equal to inductor L_2 current i.e. $I_{in} = I_{L2}$ and the resultant current through diode D_1 is subtraction of inductors L_2 and L_1 currents. i.e. $I_{L2} - I_{L1}$. The slope of the inductors L_1 and L_2 currents are obtained as follows,

$$\begin{aligned} \frac{d(I_{L1})}{dt} &\approx \frac{V_{C1}}{L_1} \approx \frac{V_{in}}{L_1}, & \frac{d(I_{L2})}{dt} &\approx \frac{V_{in} - V_{C2}}{L_2} \\ &\approx \frac{V_{in} + V_{C3} - V_o}{L_2} \end{aligned} \quad (16)$$

This mode ends as soon as the currents through inductor L_1 and L_2 are equal, and circuitry operates in mode III.

3) MODE III ($(1-k)\delta T_s$)

In this mode, switches S_1 and S_2 are turned OFF and equivalent circuitry is same as CCM mode II. In mode 2, the input supply V_{in} charges the output capacitor C_0 , inductor L_1 , capacitor C_1 , inductor L_2 , and capacitor C_3 via diode D_0 . At the same time, capacitor C_2 is charged by the input supply voltage V_{in} , inductor L_1 , capacitor C_1 , and inductor L_2 through diode D_2 . In this case, input current and the current through inductor L_2 and L_1 are equal i.e. $I_{in} = I_{L1} = I_{L2}$. The voltage across inductor L_1 and L_2 can be obtained as follows,

$$\frac{d(I_{L1})}{dt} = \frac{2V_{in} - V_o}{L_1 + L_2}, \quad \frac{d(I_{L2})}{dt} = \frac{2V_{in} - V_o}{L_1 + L_2} \quad (17)$$

Using small approximation and inductor volt second balance,

$$\begin{aligned} \text{For } L_1 \Rightarrow V_{in}(\delta) + V_{in}(k) + \frac{2V_{in} + V_{C3} - V_o}{L_1 + L_2} L_1 \\ \times (1 - k - \delta) = 0 \end{aligned} \quad (18)$$

$$\begin{aligned} \text{For } L_2 \Rightarrow V_{in}(\delta) + (V_{in} + V_{C3} - V_o)k + \frac{2V_{in} - V_o}{L_1 + L_2} L_2 \\ \times (1 - k - \delta) = 0 \end{aligned} \quad (19)$$

Solving (18)-(19), voltage gain of TBC is obtained as,

$$\left. \frac{V_o}{V_{in}} \right|_{L_1 > L_2} = \frac{4}{(1 - \delta)} \quad (20)$$

IV. COMPARATIVE ANALYSIS

In this section, a comparative study of the proposed converter with other similar high gain converter structures is presented, such as the multilevel boost converter [26], non-isolated DC-DC boost converter with voltage-lift technique [18], Traditional switched inductor based DC-DC boost converter [21], converter-I in [22], modified SEPIC converter in [23], ASL-SU2C-VO-configuration [24], and modified SEPIC converter (MSC) [25]. The number of components, normalized voltage stress across the switches, switch current stress, efficiency at rated power, and the gain in voltage for these converters are presented in Table 1. The proposed converter achieves a higher voltage gain as compared to the topologies presented in [18], [21]–[26] for the same duty cycle range. Therefore, small voltage rating active switches having small ON-state resistance can be used in the circuit, which leads to the reduction of cost.

The converters presented in [21], [23], and [25] utilizes only one power switch. However, high voltage stress has been generated across the switch and the voltage gain is lower than the topology proposed. The number of diodes used in the converters [18] and [21] is the same as the proposed converter. However, their voltage gain is lower and the switch voltage stress is higher than the proposed converter.




FIGURE 8. A Comparative graphical representation of the proposed converter with different converters for the voltage gain with respect to duty ratio.

From Fig. 8, the proposed converter is observed to be providing a higher gain in voltage in comparison with the converters presented in [21]–[26]. Furthermore, the output and input of the proposed converter and the converters in [18], [21], [23], and [26] are at common ground, while the rest of the other converters are suitable for floating load conditions only. Table 1 indicates that the proposed converter provides a lesser switch voltage stress as compared to the converters in [18], [21]–[25]. The efficiency of the proposed converter is observed to be higher than all the other converters. The efficiency of a converter depends on different factors such as the components count, their types, and voltage/current ratings. The comparison with regards to switch current stress

TABLE 1. Comparative study of the proposed converter with other existing DC-DC converters.

Conv.	Reactive components count		Semiconductor Components count		Total components	CCM Voltage gain (M)	Normalized Switch voltage stress	Switch current stress	Efficiency	Output port
	Inductor	Capacitor	Switches	Diodes						
A	1	1	1	1	4	$1/(1-\delta)$	1	I_m	-	Grounded
B	1	3	1	3	8	$2/(1-\delta)$	1/2	$I_m + I_{C1}$	94.6% at 100W	Grounded
C	2	2	2	4	10	$(1+\delta)/\delta(1-\delta)$	$1/(1-\delta)M$	$2I_m/1+\delta$	-	Grounded
D	2	1	1	4	8	$(1+\delta)/(1-\delta)$	1	I_m	95.2% at 50W	Grounded
E	2	1	2	1	6	$(1+\delta)/(1-\delta)$	$(1+M)/M$	$2I_m/1+\delta$	92.7% at 40W	Floating
F	2	3	1	2	8	$(1+\delta)/(1-\delta)$	$(1+M)/2M$	I_m	92.2% at 100W	Grounded
G	3	4	1	4	12	$(3+\delta)/(1-\delta)$	$M/(3+\delta)$	$I_m + I_{C1}$	94.4% at 250W	Floating
H	3	3	1	3	10	$\delta/(1-\delta)^2$	1	$I_m + I_{C1} + I_{C2}$	91.4% at 100W	Grounded
I	2	4	2	4	12	$4/(1-\delta)$	1/2, 1/2	$I_m/2, I_m/2$	96.5% at 200W	Grounded


A: Traditional Boost Converter, B: multilevel boost converter [26], C: non-isolated DC-DC boost converter with voltage-lift technique [18], D: Traditional switched inductor based DC-DC boost converter [21], E: converter-I in [22], F: modified SEPIC converter in [23], G: qZS-BCVLSI-configuration [24], H: modified SEPIC converter (MSC) [25], I: proposed converter.

among the different converters indicates that the proposed converter has the lowest switch current stress through the active switches and the value is half the value of input current. Hence, active switches with low current rating are required as the total input current is shared by these two active switches. Generally, the increase in the rating of a device leads to an increment in its ON-state resistance. The proposed converter topology requires lower rating components and hence it comes up with a low-cost design and generates higher efficiency.

From the comparative analysis, the proposed converter is observed to be providing a reduced value of switch voltage and switch current stresses in comparison with the other converters. Hence, small voltage rating active switches having small ON-state resistance can be used in the circuit. The proposed converter can attain a high voltage gain and an improved efficiency as compared to the other converters. Furthermore, the common ground connection of source and load in the proposed converter circuit makes it highly suitable for DC Microgrid integrated with solar PV.

V. EFFICIENCY ANALYSIS

The total power loss for the proposed converter comprises of the loss in the inductors, loss in the switches, and loss in the diodes. The power circuit of the proposed converter considering the non-ideality of different circuit components is displayed in Fig. 9. Where Equivalent Series Resistance (ESR) for the inductor L_1 and inductor L_2 are indicated by r_{L1} and r_{L2} , respectively. Similarly, r_{D1} , r_{D2} , r_{D3} , and r_{D0} are internal resistance; the drops in forward voltages for the diodes D_1 , D_2 , D_3 , and D_0 are V_{F1} , V_{F2} , V_{F3} , and V_{F0} , respectively. Whereas, the forward ON state resistances of the control switches S_1 and S_2 , are indicated by R_{S1} and R_{S2} , respectively.

**FIGURE 9.** The power circuit of the proposed converter considering the non-ideality of different circuit components.

A. INDUCTOR LOSS

The power loss in the inductor includes the core loss and the copper loss.

$$P_L = \text{Core Loss} + \text{Copper Loss} \quad (21)$$

For an MPP of 125 μ , the inductor core loss is obtained as follows:

$$P_{L_{core}} = 0.33B^{1.98}f^{1.64}A_C l_m \quad (22)$$

where, B is the half of the ac flux swing, f is the frequency, A_C is the core cross-sectional area, and l_m is the core mean magnetic path length.

The RMS value of inductor L_1 and L_2 is calculated as

$$\left. \begin{aligned} I_{L1(RMS)} &= \frac{I_{in}}{2} = \frac{V_0^2}{RV_{in}} \\ I_{L2(RMS)} &= \frac{I_{in}}{2} = \frac{V_0^2}{RV_{in}} \end{aligned} \right\} \quad (23)$$

Thus, total inductor copper loss is calculated as

$$\left. \begin{aligned} P_{LCu} &= I_{L1(RMS)}^2 r_{L1} + I_{L2(RMS)}^2 r_{L2} \\ &= \left(\frac{32V_{in}}{(1-\delta)^2 R} \right)^2 r_L \end{aligned} \right\} \quad (24)$$

Thus, total inductor power loss is calculated as

$$P_L = 0.33B^{1.98}f^{1.64}A_C l_m + \left(\frac{32V_{in}}{(1-\delta)^2 R} \right)^2 r_L \quad (25)$$

B. SWITCH LOSS

The switching power losses of S_1 and S_2 are denoted by P_{SW-S1} and P_{SW-S2} , respectively. Where P_{SW-S} denotes the total switching loss during switching and can be expressed as,

$$\begin{aligned} P_{SW-S} &= \sum_{i=1,2} P_{SW-Si} \\ &= \frac{1}{2T} \left\{ (I_{S1} \times V_{S1}) (t_{R-S1} + t_{F-S1}) \right. \\ &\quad \left. + (I_{S2} \times V_{S2}) (t_{R-S2} + t_{F-S2}) \right\} \end{aligned} \quad (26)$$

where, the rising and falling times of S_1 and S_2 are indicated by t_{R-S1} , t_{F-S1} , and t_{R-S2} , t_{F-S2} , respectively; the value of average switch current through S_1 and S_2 are indicated by I_{S1} and I_{S2} , and the switch voltages of S_1 and S_2 are indicated by V_{S1} , and V_{S2} respectively. The switch conduction losses of S_1 and S_2 are calculated by using equation (27)

$$\left. \begin{aligned} P_{con} &= I_{S1(RMS)}^2 r_{DS1} + I_{S2(RMS)}^2 r_{DS2} \\ &= \left(\frac{32V_{in}\delta}{(1-\delta)^2 R} \right)^2 r_{DS} \end{aligned} \right\} \quad (27)$$

Thus, the total loss by the switches is calculated as

$$P_S = P_{SW-S} + P_{con} \quad (28)$$

C. DIODE LOSS

The power loss contributed by the diode is the addition of loss by internal forward voltage drop (V_F) and loss by internal forward resistance (r_D) which is calculated as

$$P_{D,loss} = P_{D(VF)} + P_{D(rD)} \quad (29)$$

The power loss by the diode due to the forward voltage drop of V_F is calculated as,

$$\left. \begin{aligned} P_{D(VF)} &= (I_{D1(avg)} + I_{D2(avg)} + I_{D3(avg)} + I_{D0(avg)}) V_F \\ &= \left(\frac{8(1-\delta)V_{in}}{(1-\delta)^2 R} \right)^2 V_F \end{aligned} \right\} \quad (30)$$

The diode power loss caused by the internal forward resistance r_L is calculated as,

$$\left. \begin{aligned} P_{D(rD)} &= (I_{D1(RMS)} + I_{D2(RMS)} + I_{D3(RMS)} + I_{D0(RMS)})^2 r_D \\ &= \left(\frac{4(4-3\delta)V_{in}}{(1-\delta)^2 R} \right)^2 r_D \end{aligned} \right\} \quad (31)$$

Therefore, the efficiency of the proposed converter can be calculated by using equations (25)-(31) as (32), shown at the bottom of the page.

VI. DESIGN OF CIRCUIT COMPONENTS

The inductor and capacitor design is an essential element of the converter design. The selection of inductors is done on the basis of the inductor current, while the capacitor is selected on the basis of the capacitor voltage.

A. INDUCTOR DESIGN

The equivalent voltage developed across both the inductors L_1 and L_2 are obtained as,

$$V_{L1} = V_{L2} = L \frac{di}{dt} \quad (33)$$

The inductor value is selected on the basis of the average value of charging current, its ripples, duty ratio, and switching frequency. The ripple current through each inductor in the charging condition is obtained as follows,

$$\frac{V_{in}\delta T_S}{L} = \Delta i_{L1} = \Delta i_{L2} \quad (34)$$

$$\left. \begin{aligned} \eta &= \frac{P_o}{P_{in} + P_{loss}} = \frac{P_o}{P_{in} + P_L + P_S + P_{D,loss}} \\ &= \frac{P_o}{P_{in} + P_{LCore} + P_{LCu} + P_{SW-S} + P_{con} + P_{D(VF)} + P_{D(rD)}} \\ &= \frac{2(1-\delta)^4 I_{in} R V_o^2 T}{\left(2T \left[(1-\delta)^4 R \{ V_{in} R + 0.33B^{1.98} f^{1.64} A_C l_m I_{in} \} \right. \right. \\ &\quad \left. \left. + 16V_{in}^2 I_{in} \{ 64(r_L + \delta^2 r_{DS}) + 4(1-\delta)^2 V_F + (4-3\delta)^2 r_D \} \right] \right. \\ &\quad \left. + V_{in} I_{in} (1-\delta)^3 R^2 \{ I_{S1} (t_{R-S1} + t_{F-S1}) + 2I_{S2} (t_{R-S2} + t_{F-S2}) \} \right) \end{aligned} \right\} \quad (32)$$

where, the values of ripple currents for the inductor L_1 and inductor L_2 are indicated by Δi_{L1} and Δi_{L2} , respectively. Therefore, for the CCM operation of the proposed converter, the critical values of each inductor can be calculated as,

$$(L_1)_{Cri} = (L_2)_{Cri} = \frac{V_{in}\delta T_S}{\Delta i_{L1/2}} = \frac{V_{in}\delta}{\Delta i_{L1/2}f_s} \quad (35)$$

Thus, the value of both the inductors can be chosen based on (29), where Δi_{L2} is 20-40% of the average inductor current value and f_s is the switching frequency to control the switch.

B. CAPACITOR DESIGN

The capacitor value is controlled by its charging current, the voltage ripple across it, duty ratio, and switching frequency. During CCM₁ the Capacitors C_1 and C_3 are being charged and being discharged during CCM₂ with a value of current equal to I_{L1} . Thus, the capacitor voltage ripple for C_1 and C_3 can be obtained as follows,

$$\Delta V_{C1} = \frac{i_{L1}(1-\delta)T_S}{C_1} = \frac{i_{L1}(1-\delta)}{C_1f_s} = \Delta V_{C3} \quad (36)$$

Capacitors C_0 is charged in Mode I and discharged in Mode II with a value of current equal to I_0 . Thus, the capacitor voltage ripple for C_0 can be obtained as,

$$\Delta V_{C0} = \frac{i_0(1-\delta)T_S}{C_0} = \frac{i_0(1-\delta)}{C_0f_s} \quad (37)$$

Capacitors C_2 is charged in Mode II with a value of current equal to I_{L1} . Thus, the capacitor voltage ripple for C_2 can be obtained as,

$$\Delta V_{C2} = \frac{i_{in}(1-\delta)T_S}{2C_2} = \frac{i_{in}(1-\delta)}{2C_2f_s} \quad (38)$$

With the help of (36)-(38), the critical values of capacitors C_1 , C_2 , C_3 , and C_0 can be calculated by using equations (36)-(41),

$$C_1 = C_3 \geq \frac{i_{in}(1-\delta)}{2\Delta V_{C1}f_s} \quad (39)$$

$$C_0 \geq \frac{i_0(1-\delta)}{\Delta V_{C0}f_s} \quad (40)$$

$$C_2 \geq \frac{i_{in}(1-\delta)}{2\Delta V_{C2}f_s} \quad (41)$$

where, ΔV_{C1} , ΔV_{C2} , and ΔV_{C0} are the voltage ripple contents of the capacitors C_1 , C_2 , and C_0 respectively; i_0 is the output current.

C. SELECTION OF DIODES

It is observed that diodes D_1 and D_3 are only conducting in Mode I to charge the Capacitors C_1 and C_3 , respectively. The diodes D_2 and D_0 are conducting in Mode 2 to charge the Capacitors C_2 and C_0 , respectively. The maximum value of voltage stress across all the diodes are expressed as follows,

$$Diode D_1 : \begin{cases} 0, & 0 < t < \delta \\ -\frac{V_0}{2}, & \delta < t < \delta T_S \end{cases} \quad (42)$$

$$Diode D_2 : \begin{cases} -\frac{V_0}{2}, & 0 < t < \delta \\ 0, & \delta < t < \delta T_S \end{cases} \quad (43)$$

$$Diode D_3 : \begin{cases} 0, & 0 < t < \delta \\ -\frac{V_0}{2}, & \delta < t < \delta T_S \end{cases} \quad (44)$$

$$Diode D_0 : \begin{cases} -\frac{V_0}{2}, & 0 < t < \delta \\ 0, & \delta < t < \delta T_S \end{cases} \quad (45)$$

Therefore, the diodes are selected to sustain the voltage stress shown in (46).

$$V_{D1} \geq \frac{V_0}{4}, \quad V_{D2} = V_{D3} = V_{D0} \geq \frac{V_0}{2} \quad (46)$$

D. SELECTION OF SWITCHES

The switches S_1 and S_2 have been selected on the basis of their respective voltage stress values in the circuit. The switch voltages across S_1 and S_2 are observed to be zero in Mode I. The maximum voltage stress values of the switches S_1 and S_2 is expressed as follows,

$$Switch S_1 : \begin{cases} 0, & 0 < t < \delta \\ \frac{V_0}{4}, & \delta < t < \delta T_S \end{cases} \quad (47)$$

$$Switch S_2 : \begin{cases} 0, & 0 < t < \delta \\ \frac{V_0}{2}, & \delta < t < \delta T_S \end{cases} \quad (48)$$

Therefore, the switches S_1 and S_2 have been selected to sustain the voltage stress shown in (49).

$$V_{S1} \geq \frac{V_0}{4}, \quad V_{S2} \geq \frac{V_0}{2} \quad (49)$$

TABLE 2. Design considerations for the proposed converter.

Parameters	Prototype
Power	200 W
Input Voltage (V_{in})	30 V (Ideal)/32V (expt.)
Duty ratio	0.7
Output voltage (V_o)	400 V
Load	800 Ω
Switching freq.	100 kHz
Inductor L_1 and L_2	$\approx 300 \mu H$, 20A (shell type,)
Capacitor C_1	$\approx 50 \mu F$, 400 V
Switches S_1, S_2	$V_{DS}=900$ V, $i_D=36$ A, $R_{ON}=65$ m Ω (C3M0065090)
Diodes (D_1-D_3)	$V_{RRM}=400$ V, $i_F=30$ A, $R_{ON}=0.01 \Omega$, $V_F=0.8$ V (STTH30R04)

VII. EXPERIMENTAL ANALYSIS

A 200W laboratory prototype of the proposed converter is develop to validate the theoretical analysis. A list of specifications for the different circuit components of the prototype is presented in Table 2. Furthermore, the ultra-fast recovery diode STTH30R04 is used for all the diodes D_1 , D_2 ,




FIGURE 10. Experimentally resulted waveforms for the proposed converter (a) input/output currents and voltages, and (b) inductor currents, voltage across capacitor C_1 and diode D_1 .

D_3 , and D_0 , and silicon carbide MOSFET C3M0065090 is used as the switches S_1 and S_2 for high switching operation and better efficiency. The experimental results are presented in Fig. 10 with the values of $V_{in} = 32\text{V}$, $V_0 = 400\text{V}$, $f_s = 100\text{ kHz}$, and $P_0 = 200\text{W}$. The experimentally obtained waveforms of input/output voltages and currents are displayed in Fig. 10(a). The average values of output voltage and output current are observed as 399V and 480mA, while the input voltage with non-ideality and input current average values are observed as 31.5V and 6.3A. The input current is observed to be continuous and increasing with a constant slope in the ON-state and decreasing in the OFF-state because of charging and discharging of inductor L_1 and inductor L_2 , respectively. The experimentally obtained waveforms of the currents through inductor L_1 and inductor L_2 along with the voltages across diode D_1 and capacitor C_1 are displayed in Fig. 10(b). The average values of the inductor currents for inductor L_1 and inductor L_2 are observed as 3A and 3.2A, respectively. The experimentally obtained results for the inductor currents have an offset of 3.5A to show the inductor current ripples. The diode D_1 is observed to be forward-biased in the ON state and reversed biased in the OFF state. The PIV across diode D_1 is 50% of the output voltage and its value is equal to (-200V) . Fluctuations in voltage waveform are observed for the diode D_1 due to the practical mismatch of inductance value (L_1 and L_2). The voltage across capacitor C_1 is observed as 31V which is almost the same as input voltage. In order to refer and validate the experimentally obtained waveforms of the voltages across diodes D_2 , D_3 , and D_0 , the waveform of the output current I_0 is also displayed in Fig. 11(a). The PIV across all the diodes D_2 , D_3 , and D_0 is the same as output voltage i.e. -200V . The value of average output current is observed as 480mA. Fig. 11(b) displays the experimentally obtained waveforms of the voltages across capacitors C_2 , C_3 , and C_0 and waveform of the input current I_{in} in order to refer and validate. The voltages

across capacitors C_2 , C_3 , and C_0 are observed as 199V, 198V, and 398V respectively. Fig. 11(c) presents the experimentally obtained waveforms of the currents through switches S_1 and S_2 and the voltage across switch S_2 , the output voltage is also shown for reference and validation purposes. The maximum value of switch voltage stress across S_2 is observed as 200V in CCM₂ which is 50% of the output voltage value. The currents through the switches S_1 and S_2 are observed to be almost same. Fig. 11(d) shows the dynamic behavior of the proposed converter with a change in input voltage at the constant duty ratio and load. It is observed from the experimentally obtained results, that the proposed system giving stable output voltage and current. A disturbance is initiated from the load and source sides to analyze the proposed converter's performance in disturbed condition. The reference of output voltage is set at 400V and the dynamic response of the system is verified by varying the input voltage and the step change in the load resistance as shown in Fig. 12(a) and Fig. 12(b) respectively. As seen from Fig. 12(a), constant output voltage 400V is achieved even when the input voltage varies from the 32V to 40V at the constant power (fixed load resistance). It is observed that, there is no spike in input current during the transition. Similarly, the load resistance is changed to examine the stability of the proposed converter in closed loop to achieve the constant output voltage 400.19V is shown in Fig. 12(b). Here, the load current is varying from 0.03mA to 0.48mA to 0.6mA and the change in the input current can assure the power balance between the input and the output.

The theoretically and experimentally achieved voltage gain of the proposed converter is shown in Fig. 13(a). The parasitic internal resistance of different circuit components is the main cause of the difference between theoretical and experimentally achieved voltage gain values. It can be observed from the mathematical analysis, the drop in voltage gain is inversely proportional to the input voltage. Hence with increase in the input voltage, the drop in the output voltage is decreasing.




FIGURE 11. Experimental waveform of (a) voltage across diode D_2 , D_0 , D_3 and output current (b) voltage across capacitor C_2 , C_3 , C_0 and input current, (c) switch voltage and switch current stress for S_1 and S_2 and (d) dynamic variation of input-output voltage and current with change in duty ratio from 0.6 to 0.5 to 0.6.




FIGURE 12. Dynamic variation of input-output voltage and current with change in (a) input voltage at constant load and (b) change in load at constant input voltage.

The conduction loss in the proposed converter is depends on the current through each of the components and most of the current through each component directly depends on the

input current. Hence at a constant power, the input current is decreasing with increase in the input voltage. Therefore, from mathematical analysis at different input voltage with constant




FIGURE 13. (a) Voltage gain comparison between theoretical and experimental value and (b) efficiency with respect to output power for the proposed converter.

power, the proposed converter is experimentally verified and the observed efficiency at different input voltages is plotted in the Fig. 13(b). It can be observed that, the maximum efficiency achieved by the proposed converter is 96.5% at the 200W power with 32V as input voltage.

VIII. CONCLUSION

The DC-DC high gain boost converter with active switched inductor network for 400V DC microgrid has been presented in the paper. The proposed converter has utilized two switches to reduce the current stress. The active switched inductor network and voltage multiplier structure have been effectively arranged to boost the output voltage and for the equal distribution of capacitor voltage stress. Furthermore, the presented topology drains a continuous current from the input supply. Hence, high-voltage boost ability and continuous input current make it suitable for PV and fuel cell applications. A detailed CCM and DCM analysis of the proposed converter has been presented along with the discussion about their boundary conditions. The theoretical and mathematical analysis has been validated by the experimental results. The converter has been regulated at different duty cycle values to test and verify its performance and the peak efficiency is achieved by the proposed converter at 200 W and its value is 96.5%.

ACKNOWLEDGMENT

This publication was made possible by Qatar University Collaborative research project grant # [QUCG-CENG-19/20-5] from the Qatar University. The statements made herein are solely the responsibility of the authors. Open Access funding provided by the Qatar National Library.

REFERENCES

- [1] P. K. Maroti, S. Padmanaban, M. S. Bhaskar, M. Meraj, A. Iqbal, and R. Al-Ammari, "High gain three-state switching hybrid boost converter for DC microgrid applications," *IET Power Electron.*, vol. 12, no. 14, pp. 3656–3667, Nov. 2019.
- [2] M. S. Bhaskar, M. Meraj, A. Iqbal, S. Padmanaban, P. K. Maroti, and R. Alammari, "High gain transformer-less double-duty-triple-mode DC/DC converter for DC microgrid," *IEEE Access*, vol. 7, pp. 36353–36370, 2019, doi: [10.1109/ACCESS.2019.2902440](https://doi.org/10.1109/ACCESS.2019.2902440).
- [3] M. Forouzes, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up DC-DC converters: A comprehensive review of voltage-boosting techniques, topologies, and applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143–9178, Dec. 2017, doi: [10.1109/TPEL.2017.2652318](https://doi.org/10.1109/TPEL.2017.2652318).
- [4] P. K. Maroti, S. Esmaeili, A. Iqbal, and M. Meraj, "High step-up single switch quadratic modified SEPIC converter for DC microgrid applications," *IET Power Electron.*, vol. 13, no. 16, pp. 3717–3726, Dec. 2020, doi: [10.1049/iet-pel.2020.0147](https://doi.org/10.1049/iet-pel.2020.0147).
- [5] N. Swaminathan and N. Lakshminarasamma, "The steady-state DC gain loss model, efficiency model, and the design guidelines for high-power, high-gain, low-input voltage DC-DC converter," *IEEE Trans. Ind. Appl.*, vol. 54, no. 2, pp. 1542–1554, Mar. 2018.
- [6] R. Moradpour, H. Ardi, and A. Tavakoli, "Design and implementation of a new SEPIC-based high step-up DC/DC converter for renewable energy applications," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1290–1297, Feb. 2018.
- [7] D. Kumar, F. Zare, and A. Ghosh, "DC microgrid technology: System architectures, AC grid interfaces, grounding schemes, power quality, communication networks, applications, and standardizations aspects," *IEEE Access*, vol. 5, pp. 12230–12256, 2017.
- [8] I. Laird and D. D.-C. Lu, "High step-up DC/DC topology and MPPT algorithm for use with a thermoelectric generator," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3147–3157, Jul. 2013.
- [9] E. Babaei, H. Mashinchi Maheri, M. Sabahi, and S. H. Hosseini, "Extendable nonisolated high gain DC-DC converter based on active-passive inductor cells," *IEEE Trans. Ind. Electron.*, vol. 65, no. 12, pp. 9478–9487, Dec. 2018, doi: [10.1109/TIE.2018.2807367](https://doi.org/10.1109/TIE.2018.2807367).
- [10] M. Lakshmi and S. Hemamalini, "Nonisolated high gain DC-DC converter for DC microgrids," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1205–1212, Feb. 2018, doi: [10.1109/TIE.2017.2733463](https://doi.org/10.1109/TIE.2017.2733463).
- [11] V. R. K. Kanamarlapudi, B. Wang, N. K. Kandasamy, and P. L. So, "A new ZVS full-bridge DC-DC converter for battery charging with reduced losses over full-load range," *IEEE Trans. Ind. Appl.*, vol. 54, no. 1, pp. 571–579, Feb. 2018.
- [12] H.-L. Jou, J.-J. Huang, J.-C. Wu, and K.-D. Wu, "Novel isolated multilevel DC-DC power converter," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2690–2694, Apr. 2016.
- [13] G. Catona, E. Bianconi, R. Macerati, G. Coppola, L. Fumagalli, G. Petrone, and G. Spagnuolo, "An isolated semiresonant DC/DC converter for high power applications," *IEEE Trans. Ind. Appl.*, vol. 53, no. 3, pp. 2200–2209, May 2017.
- [14] M. Forouzes, K. Yari, A. Baghrmian, and S. Hasanpour, "Single-switch high step-up converter based on coupled inductor and switched capacitor techniques with quasi-resonant operation," *IET Power Electron.*, vol. 10, no. 2, pp. 240–250, Feb. 2017.
- [15] S. Dwari and L. Parsa, "An efficient high-step-up interleaved DC-DC converter with a common active clamp," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 66–78, Jan. 2011.
- [16] G. Tibola, E. Lemmen, J. L. Duarte, and I. Barbi, "Passive regenerative and dissipative snubber cells for isolated SEPIC converters: Analysis, design, and comparison," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9210–9222, Dec. 2017.

- [17] F. L. Tofoli, D. D. C. Pereira, W. J. de Paula, and D. D. S. O. Júnior, "Survey on non-isolated high-voltage step-up DC-DC topologies based on the boost converter," *IET Power Electron.*, vol. 8, no. 10, pp. 2044–2057, Oct. 2015, doi: [10.1049/iet-pel.2014.0605](https://doi.org/10.1049/iet-pel.2014.0605).
- [18] F. Mohammadzadeh Shahir, E. Babaei, and M. Farsadi, "Analysis and design of voltage-lift technique-based non-isolated boost DC-DC converter," *IET Power Electron.*, vol. 11, no. 6, pp. 1083–1091, May 2018, doi: [10.1049/iet-pel.2017.0259](https://doi.org/10.1049/iet-pel.2017.0259).
- [19] Y. Tang, D. Fu, T. Wang, and Z. Xu, "Hybrid switched-inductor converters for high step-up conversion," *IEEE Trans. Ind. Electron.*, vol. 62, no. 3, pp. 1480–1490, Mar. 2015, doi: [10.1109/TIE.2014.2364797](https://doi.org/10.1109/TIE.2014.2364797).
- [20] N. Genc and I. Iskender, "DSP-based current sharing of average current controlled two-cell interleaved boost power factor correction converter," *IET Power Electron.*, vol. 4, no. 9, pp. 1015–1022, Nov. 2011.
- [21] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switched-inductor structures for getting transformerless hybrid DC-DC PWM converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 2, pp. 687–696, Mar. 2008.
- [22] L.-S. Yang, T.-J. Liang, and J.-F. Chen, "Transformerless DC-DC converters with high step-up voltage gain," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3144–3152, Aug. 2009.
- [23] R. Gules, W. M. dos Santos, F. A. dos Reis, E. F. R. Romaneli, and A. A. Badin, "A modified SEPIC converter with high static gain for renewable applications," *IEEE Trans. Power Electron.*, vol. 29, no. 11, pp. 5860–5871, Nov. 2014.
- [24] S. Padmanaban, P. K. Maroti, J. B. Holm-Nielsen, F. Blaabjerg, Z. Leonowicz, and V. Yaramasu, "Quazi Z-source single stage high step-up DC-DC converter for grid-connected PV application," in *Proc. IEEE Int. Conf. Environ. Electr. Eng. IEEE Ind. Commercial Power Syst. Eur. (EEEIC / I&CPS Eur.)*, Jun. 2019, pp. 1–6, doi: [10.1109/EEEIC.2019.8783239](https://doi.org/10.1109/EEEIC.2019.8783239).
- [25] P. K. Maroti, S. Padmanaban, J. B. Holm-Nielsen, M. S. Bhaskar, M. Meraj, and A. Iqbal, "A new structure of high voltage gain SEPIC converter for renewable energy applications," *IEEE Access*, vol. 7, pp. 89857–89868, 2019, doi: [10.1109/ACCESS.2019.2925564](https://doi.org/10.1109/ACCESS.2019.2925564).
- [26] A. Iqbal, M. S. Bhaskar, M. Meraj, and S. Padmanaban, "DC-transformer modelling, analysis and comparison of the experimental investigation of a non-inverting and non-isolated nx multilevel boost converter (Nx MBC) for low to high DC voltage applications," *IEEE Access*, vol. 6, pp. 70935–70951, 2018, doi: [10.1109/ACCESS.2018.2881391](https://doi.org/10.1109/ACCESS.2018.2881391).



NASSER AL-EMADI (Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering from Western Michigan University, Kalamazoo, USA, in 1989 and 1994, respectively, and the Ph.D. degree in power system from Michigan State University, East Lansing, MI, USA, in 2000. He is currently the Assistant Vice President of Faculty Affairs, Qatar University, and an Associate Professor with the Department of Electrical Engineering, Qatar University, Doha, Qatar. He has a wide experience in electric power systems, control, protection, and sensor interfacing, control of multiphase motor drives, and renewable energy sources, and the integration of smart grid. He is a Founding Member of the Qatar Society of Engineers and a member of the Advisory Board of the IEEE Qatar section.



PANDAV KIRAN MAROTI (Member, IEEE) received the bachelor's degree in electronics and telecommunication from Dr. Babasaheb Ambedkar Marathwada University, Aurangabad, India, in 2011, and the Master of Technology degree (Hons.) in power electronics and drives from the Vellore Institute of Technology, Vellore, India, in 2014. He is currently pursuing the Ph.D. degree in the field of power electronics with the University of Johannesburg, South Africa, under the guidance of Prof. Sanjeevikumar Padmanaban (IEEE Senior Member) and co-guide Prof. Frede Blaabjerg (IEEE Power Electronics President and Fellow). He was working as an Assistant Professor with the Marathwada Institute of Technology, Aurangabad, India, from 2014 to 2016. He is currently a Visiting Researcher with Qatar University. He has published scientific papers in the field of power electronics (multilevel DC/DC and DC/AC converter, multiphase open winding inverter). He is a Professional Active Member of Industrial Electronics, Power Electronics, Industrial Application, and Young Professionals societies. He received the Best Paper Award from ETAERE, in 2016, sponsored *Lecture Notes in Electrical Engineering*, (Springer) book series. He received the Global Experience Scholarship (GES) for the Ph.D. degree. He is also an active reviewer member of various reputed international conferences and journal, including IEEE and IET.



ATIF IQBAL (Senior Member, IEEE) received the B.Sc. degree (Hons.) and the M.Sc. degree in engineering (power system and drives) from Aligarh Muslim University (AMU), Aligarh, India, in 1991 and 1996, respectively, and the Ph.D. degree from Liverpool John Moores University, Liverpool, U.K., in 2006, and the D.Sc. degree from the Gdansk University of Technology, Gdansk, Poland, in 2019. He became a Full Professor of electrical engineering with Qatar University and a Former Full Professor of electrical engineering with Aligarh Muslim University (AMU), Aligarh, India. He has been employed as a Lecturer with the Department of Electrical Engineering, AMU, Aligarh, since 1991, where he served as a Full Professor until August 2016. He has supervised several large Research and Development projects. He has published widely in International journals and conferences his research findings related to power electronics and renewable energy sources. He has authored/coauthored more than 420 research articles and four books and three chapters in two other books. His principal area of research interest include modeling and simulation of power electronic converters, control of multi-phase motor drives, and renewable energy sources. He became a Fellow of IET (U.K.), in 2018, and IE (India), in 2012. He was a recipient of the Outstanding Faculty Merit Award AY 2014–2015 and the Research Excellence Award at Qatar University, Doha, Qatar. He was a recipient of the Maulana Tufail Ahmad Gold Medal for standing first at B.Sc. Engg. Exams from AMU, in 1991. He has received the best research papers awards at IEEE ICIT-2013, IET-SESICON-2013, SIGMA 2018, IEEE ICIOT 2020, and ICRP 2020. He received the Gold Medal for his B.Sc. degree. He became a Ph.D. (UK)—Associate Editor IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS and IEEE ACCESS, a Former Associate Editor of IEEE TRANSACTIONS ON INDUSTRY APPLICATION, and the Editor-in-Chief of *Journal of Electrical Engineering* (I manager).



SHIMA SADAF (Student Member, IEEE) was born in Patna, Bihar, India, in 1983. She received the B.Tech. degree in electrical engineering and the M.Tech. degree (Hons.) in power system and drives from Aligarh Muslim University (AMU), Aligarh, India, in 2004 and 2007, respectively. She is currently pursuing the Ph.D. degree in electrical engineering with Qatar University, Doha, Qatar. She was a Lecturer with the Department of Electrical and Electronics Engineering, Integral University, Lucknow, India, from August 2007 to September 2008. She has worked as an Electrical Design Engineer with the ETA ASCON Group on various projects, from 2009 to 2011, and Hyundai Engineering and Construction Company Ltd., on National Museum of Qatar Project, from 2012 to 2018, Qatar. She has been working as a Graduate Teaching Research Assistant with the Department of Electrical Engineering, Qatar University, since 2018. She is also a Certified LEED AP BD + C and PMP® professional. Her research interests include power electronics converters, renewable energy sources, and microgrid/nanogrid applications. She is an Active Student Member of IEEE Industrial Application, Young Professionals, and Women in Engineering Communities. She is also an active reviewer member of various reputed international conferences.

she is also an active reviewer member of various reputed international conferences.