IEEEAccess

# A New Multilevel Inverter Topology with Reduced Power Components for Domestic Solar PV Applications

Prem P<sup>1</sup>, Member, IEEE, Sivaraman P<sup>1</sup>, Dhafer Almakhles<sup>2</sup>, Senior Member, IEEE, P. Sanjeevikumar<sup>3\*</sup>, Senior Member, IEEE, Zbigniew Leonowicz<sup>4</sup>, Matheswaran A<sup>1</sup>, Member, IEEE, Jagabar Sathik M<sup>2,5</sup>, Senior Member, IEEE.

- <sup>1</sup> Department of Electrical and Electronics Engineering, Bannari Amman Institute of Technology, Sathyamangalam, Tamilnadu, India-638401; (premp@bitsathy.ac.in, sivaramanresearch@gmail.com, profmathes@gmail.com)
- <sup>2</sup> Renewable Energy Lab, College of Engineering, Prince Sultan University, Riyadh, 11586, Saudi Arabia (dalmakhles@psu.edu.sa, mjsathik@ieee.org)
- <sup>3</sup> Department of Energy Technology, Aalborg University, 6700 Esbjerg, Denmark
- <sup>4</sup> Faculty of Electrical Engineering, Wroclaw University of Science and Technology, Wyb. Wyspianskiego 27, 50370 Wroclaw, Poland. zbigniew.leonowicz@pwr.edu.pl

<sup>5</sup> Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, Kattankulathur Campus, 603203, India.

Corresponding author: M. Jagabar Sathik (e-mail: mjsathik@ieee.org) and S. Padmanaban (e-mail: san@et.aau.dk).

**ABSTRACT** Power electronic converters are used to nullify the input fluctuations from a solar photovoltaic unit due to intermittent solar irradiance and to make the terminal voltage grid compatible with desired frequency. The conventional two-level converters suffer from low power quality and high voltage stress. In this paper, a new multilevel inverter topology called Dual Source Multilevel Inverter (DS-MLI) with fewer power switches is proposed for solar PV power conversion systems. It is capable of operating in symmetric and asymmetric operating modes without the need for cascading. This reduces the switching components required to produce a given number of levels in the staircase voltage waveform. A closed-loop control algorithm is designed using the state-space averaging technique, and the dynamic behavior of the system under step change is assessed. The simulation is carried out in MATLAB environment. The experimental prototype of DS-MLI rated 1 kW is fabricated using FGA25N120-ANTD IGBTs, and an eco-sense made solar PV emulator is used for analyzing the performance of DS-MLI while interfacing with solar PV unit. The suggested scheme is compared with its conventional counterpart in the aspects of components required, cost and efficiency and the results are presented

INDEX TERMS DS-MLI, Multilevel inverter, Solar PV, Power Conversion, Fundamental frequency switching.

# I. INTRODUCTION

With the advent of technology, the price of the solar PV panels and the associated accessories has reduced drastically over the years [1]. This resulted in tremendous growth in the installed capacity from 50 GWp in 2010 to 633 GWp in 2019 around the world [2]. It is expected to increase at the same pace in the years to come. Due to the intermittency in solar irradiance, the voltage delivered at the terminals of a solar PV unit will be continuously fluctuating, and power electronic converters are used to deliver a regulated terminal voltage under this varying irradiance [3]. The conventional two-level inverters suffer from high switching voltage stress, low power quality and efficiency, as stated in [4-5]. Also, the two-level inverters need an isolation transformer to prevent the EMI noise caused by common-mode voltage, as explained in [6]. To overcoming these drawbacks, multilevel inverters are being used for grid integration of solar PV units Among the three classical multilevel inverter [7]. topologies, the Cascaded H-Bridge Multilevel Inverters (CHB-MLI) is preferred for solar power conversion due to their modularity and simple control circuitry [8]. For the given 'n' number of sources, the CHB-MLI will synthesize 2n+1 level, i.e., with two dc sources it can synthesize five levels. Thus, the CHB-MLI topologies require a higher number of switches for the higher number of levels in the terminal voltage [9]. The recent research is focused on reducing the number of switches in CHB-MLI topology [10]. A Cross Connected Sources based Multilevel Inverter (CCS-MLI) topology, which requires 2n+2 switches for 'n' number of sources is proposed in [11]. Here, the number of switches in the conduction path is high at a higher number of levels, and its asymmetric operation is yet to be explored. A sub-MLI module with reduced power components is explained in [12] wherein all the switches in the level adder are bidirectional. An envelope types basic unit which can be cascaded with any number of such units for the higher number of levels in the terminal voltage is discussed in [13]. But the topology requires a minimum four independent sources. A cascaded asymmetric MLI is given in [14] which is capable of delivering 49 levels, but the blocking voltage across each switch is fourteen times the primary source which makes the application of this topology to higher voltage levels less likely. In the new asymmetric multilevel inverter topology suggested in [15], 12 switches are required to synthesize 21 levels in the terminal voltage in asymmetric mode. However, in the symmetric mode, it can offer only nine levels with 10

IEEE Access

switches; also, it requires multiple independent sources, and for the addition of every source, two more switches will be added in the circuit. A cross-connected multilevel inverter is suggested in [16], but it requires cascading for asymmetric operation. The DS-MLI suggested in this article addresses the above concerns with its ability to operate in symmetric and asymmetric modes without cascading and with fewer components.

To maintain the dc-link voltage, and grid current quality while interfacing the solar PV unit to the grid through DS-MLI, a suitable control loop needs to be developed. The dynamic performance of MLI with a control loop has been investigated by different authors. A Lyapunov based fast terminal sliding mode Q-V control for grid coupled hybrid solar PV and wind system is presented in [17], and this nonlinear control algorithm provides faster error tracking capability and robustness, but it lacks anti-inference ability. In [18], a fast and fixed switching frequency finite control setmodel predictive control algorithm with delay compensation is employed in a two-level voltage source inverter-based distributed generation system, but the multiple switching frequencies result in a sluggish response. A control algorithm for monophase cascaded H-bridge multilevel inverter based solar energy conversion system is suggested in [19], this method provides dc capacitor balancing and high-power quality during partial shading and panel mismatch conditions. A 2-cell Cascaded H-Bridge (CHB) multilevel inverter with unequal DC sources and 9- level operation is explained in [20-21]. But, all the above control techniques have drawbacks like nonlinear characteristics and complex control. Here, a dual loop control technique with outer voltage control and inner current control to facilitate the interfacing of solar PV unit to the grid through DS-MLI is suggested. Thus, this paper contributes to

i) develop an H-Bridge based DS-MLI topology which requires fewer power switches when compared to the topologies found in recent literature and can achieve symmetric and asymmetric operation without cascading

ii) design a dual loop control scheme which gives better dynamic response under changing irradiance conditions

The rest of the paper is organized as follows: Section 2 and 3 explain the construction and switching operation of DS-MLI in symmetric and asymmetric mode. In section 4, and 5, the simulation of DS-MLI, and design of control loops are presented, and the stability of the system is analysed. Section 6 and 7 present the experimental results obtained while operating DS-MLI in isolated and grid-connected modes, and the conclusion is given in section 8.

## **II. DUAL SOURCE MULTILEVEL INVERTER**

The dual-source multilevel inverter comprises of only two independent voltage sources, and hence it is named so. The two independent sources  $V_{S1}$  and  $V_{S2}$  are connected in level adder of the inverter circuit such that, one source ( $V_{S1}$ ) in the lower arm and the other in the upper arm ( $V_{S2}$ ) as shown in the Fig.1. The number of steps in the staircase waveform is based on the number of capacitors clamped in the lower and upper arm of the level adder. The polarity reversal is obtained using a polarity changer, which is an H-Bridge unit. When the voltage of both the independent sources is equal, then the inverter is said to be in symmetric mode. The inverter will be in asymmetric mode when the two voltage sources are at different voltages.

TABLE I							
IN	INVERTER PARAMETERS						
Parameter	Symmetric	Asymmetric					
Number of IGBTs	$2N_{c} + 5$	$2N_{c} + 5$					
(Nswitch)	-	-					
Number of Levels	$4N_{c}$ +1	$\{N_{C}[(N_{C} \times 2) + 2]\} + 1$					
(NLevel)	c						
Voltage	$V_{s2} = V_{s1}$	$V_{s2} = N_{c}V_{s1}$					
Magnitude of	52 51	52 0 51					
Sources							

The equations to determine the different design parameters for the given number of capacitors (Nc) clamped to each arm, during symmetrical and asymmetrical operation of the topology is given in Table I. From the table, it can be found that if the number of capacitors clamped in each arm is 2, the number of IGBTs required can be calculated as 9 (i.e., (2 x2)+5). Further for asymmetrical operation, if the number of capacitors connected in the lower arm is 2 and the magnitude of V<sub>s1</sub> is fixed as V<sub>dc</sub>, then the magnitude of voltage source connected to upper arm V<sub>s2</sub> will be twice the magnitude of V<sub>s1</sub>.



FIGURE 1. Proposed multilevel inverter topology





FIGURE 2. Equivalent circuit and conduction path to synthesize different voltage step



# III. SWITCHING SEQUENCE FOR SYMMETRIC AND ASYMMETRIC OPERATION

The two independent voltage sources V<sub>S1</sub> and V<sub>S2</sub> can be obtained using two solar PV units or capacitors. To understanding the symmetric operation, the voltage delivered by the two sources of DS-MLI is considered as V<sub>S1</sub> =  $V_{S2}$  = 160V. For asymmetric mode, it is  $V_{S1}$ =110V and  $V_{S2}$ = 220 V. With two capacitors connected in each arm, the DS-MLI synthesizes a nine-level staircase waveform during symmetric operation and thirteen levels during the asymmetric mode. The switches conducting to synthesize each level in both the modes are shown in Table 2 and Fig.2. In Table II 'L' indicates the level number. From Table 2, it is observed that the step size is 80V in symmetric operation and 55 V in asymmetric operation. For synthesizing a voltage wave with 50 Hz, each step lasts for a duration of 1.25 ms in symmetric operation and 0.833 ms during asymmetric operation.

TABLE II SWITCHING SEQUENCE OF DS-MLI DURING SYMMETRIC AND ASYMMETRIC OPERATION

Symme	etric mode		Asymmetr	ic Mode
Voltage	Switches	L	Switches	Voltage
Produced	Conducting		Conducting	Produced
(V)				(V)
+ 80	S <sub>1</sub> ,S <sub>2</sub> ,H <sub>1</sub> ,H <sub>4</sub>	1	$S_1, S_2, H_1, H_4$	+55
+ 160	S <sub>2</sub> ,S <sub>3</sub> ,H <sub>1</sub> ,H <sub>4</sub>	2	$S_1, S_4, H_1, H_4$	+110
+240	S <sub>3</sub> ,S <sub>4</sub> ,H <sub>1</sub> ,H <sub>4</sub>	3	$S_2, S_3, H_1, H_4$	+165
+320	S4,S5,H1,H4	4	$S_{3}, S_{4}, H_{1}, H_{4}$	+220
- 80	$S_1, S_2, H_2, H_3$	5	$S_2, S_5, H_1, H_4$	+275
- 160	$S_2, S_3, H_2, H_3$	6	$S_{4}, S_{5}, H_{1}, H_{4}$	+ 330
-240	$S_3, S_4, H_2, H_3$	7	$S_1, S_2, H_2, H_3$	-55
- 320	$S_4, S_5, H_2, H_3$	8	$S_1, S_4, H_2, H_3$	-110
0	$H_1, H_2/H_3, H_4$	9	$S_2, S_3, H_2, H_3$	-165
The additional levels		10	S <sub>3</sub> ,S <sub>4</sub> , H <sub>2</sub> ,H <sub>3</sub>	-220
synthesized in		11	$S_2, S_5, H_2, H_3$	-275
asymmetric operation		12	S <sub>4</sub> ,S <sub>5</sub> , H <sub>2</sub> ,H <sub>3</sub>	-330
		13	$H_1, H_2/H_3, H_4$	0

From Table III and Fig. 2, it is observed that except  $S_3$  all the switches in the level adder undergoes two additional conduction periods in asymmetric mode when compared to the symmetric operation. This additional conduction delivers the additional levels in asymmetric operation.

TABLE III						
SWITC	SWITCHING INSTANTS OF INDIVIDUAL SWITCHES					
	Number of ti	mes turned ON				
Switch	in a cycl	e of 20 ms				
	Symmetric mode	Asymmetric mode				
$S_1$	2	4				
$S_2$	4	6				
$S_3$	4	4				
$S_4$	4	6				
$S_5$	2	4				
H-Bridge	1	1				
Switches	1	1				

# IV. SIMULATION OF DS-MLI

The IGBT switch in MATLAB environment is used to simulate the Dual Source Multilevel Inverter. To achieving symmetric operation, a 160 V dc source is connected in lower and upper arms of DS-MLI. The asymmetric operation is achieved with dc sources rated 110 V and 220V, as stated earlier in section III. The IGBT switches in DS-MLI are controlled by using a fundamental frequency switching scheme called Nearest Level Modulation. In NLM method, the switching pulses for triggering the IGBTs to synthesize a given voltage level is obtained by comparing the reference sine wave with the prior voltage level added to the nearest constant value that may be ranging from 0.1 to 1 as shown in Fig.3a. It has been established in [22-24] that an NLM constant value of 0.4 is optimal since the Total Harmonic Distortion and the magnitude of lower order harmonics are less at a value of 0.4 as observed in Fig 3b.



FIGURE 3. (a) NLM method (b) %THD Vs NLM constant

The switching angle for each voltage level is obtained using (1)

$$\alpha_k = \sin^{-1}\left(\frac{A - 0.6}{N_{step}}\right) \tag{1}$$

Where,

$$4 - 123 \left(\frac{N_{level} - 1}{2}\right) \tag{2}$$

$$N_{step} = \left(\frac{N_{level} - 1}{2}\right) \tag{3}$$

The Constant 0.6 in equation 1 is obtained by subtracting the nearest level constant 0.4 from 1. The values of switching angles  $\alpha_1$  to  $\alpha_4$  (for symmetric operation) and  $\alpha_1$  to  $\alpha_6$  (for asymmetric operation) can be obtained using (1). The other

VOLUME XX, 2017



angles can be calculated concerning  $\pi$  using the sine wave symmetry.

$$THD = \frac{\sqrt{\sum_{i=3,5,7}^{\infty} V_{0i}}}{V_{of}}$$
(4)

Where,

$$V_{0i} = \frac{2\sqrt{2V}}{\pi} \sqrt{\sum_{i=1,3,\dots\infty} \sum_{k=1}^{N_{level}} \left(\frac{\cos(i\alpha_k)}{i}\right)}$$
(5)

The percentage THD of the voltage is calculated using (4) with the values  $V_{oi}$  and  $V_{of}$  which are the RMS value of harmonic and fundamental voltage component in the output voltage as given in [25].



The simulation results obtained for symmetric operation is shown in the Fig.4. Fig.4a depicts the nine-level terminal voltage with peak value 320 V with  $N_{step}$  =4 and step size of 80 V. The load has a resistance of 200 ohms and inductance of 70 mH. Therefore, the peak value of the load current obtained is 1.6 Ampere as shown in the Fig.4b. The Voltage THD is observed as 9.09 % in Fig.4c.The DS-MLI synthesizes 13 levels during asymmetric operation, as shown in the Fig.5a. From (4) and (5) it is understood that the number of levels in the terminal voltage waveform of an inverter is inversely proportional to its percentage THD. Thus, with the higher number of levels in the voltage waveform (330V), the percentage voltage THD of DS-MLI during asymmetric operation is only 6.25 % as shown in Fig.5c. Therefore, for a given load, the percentage THD is 30% less if the DS-MLI is operated in asymmetric mode.



## A. VOLTAGE STRESS

At a maximum modulation index, a two-level inverter (VSI, CSI or ZSI) needs 600V in its dc link to deliver a 230V RMS at its terminals. This maximum voltage will be appearing in the switches and the load alternatively during inverter switching. Which is termed as dv/dt stress. The parameter dv/dt stress varies with voltage and rate of change of time (switching frequency). Higher the stress, higher will be the heat emitted from the switch, and hence it requires more massive heat sink and load insulation [26-27]. The case becomes worse if a switching scheme with switching frequency in the range of kHz is employed. To minimize the dv/dt stress, either the voltage can be reduced or the time between subsequent switching should be increased. In DS-MLI during symmetrical operation, the maximum voltage transition is restricted to 320



V/4, where 4 is the number of steps in a half cycle, in asymmetric operation, it is 55 V with 6 steps for a peak voltage of 330V. The exponential reduction in dv/dt stress with the increase in the number of capacitors during symmetric and asymmetric operation is depicted in Fig.6. From the figure, it is inferred that for the same number of capacitors, the switching stress decreases drastically in asymmetric operation.



FIGURE 6. Voltage stress obtained for the number of capacitors.

## V. INTERFACING DS-MLI WITH SOLAR PV DESIGN OF VOLTAGE BALANCING CONTROLLER

The single-phase DS-MLI fed PV grid-connected system with LCL filter is shown in Fig.7. The Control loops of DSMLI is designed using a small signal model; here state-space averaging technique is used to develop the small-signal model. To derive the state-space model of DSMLI, following assumptions are made 1. All the switches are lossless 2. DSMLI is operated in asymmetrical mode 3. Inverter side inductance current  $I_L$ , Grid side inductance  $I_{Lg}$  and Filter capacitor voltage ( $V_c$ ) is considered as state variables [28].



FIGURE 7. Schematic for interfacing solar PV strings to the grid through DS-MLI

The equivalent circuit obtained after applying the assumptions to Fig.7 is shown in Fig.8, and it is used for deriving the state-space model.



FIGURE 8. Equivalent circuit of the power conversion scheme

From Fig.8 by applying KVL and KCL, we can obtain the state-space model equation of the state variable inductor

current (I<sub>L</sub>), Grid side inductance (I<sub>Lg</sub>) and filter capacitor voltage (V<sub>c</sub>) as follows

$$V_{dc} - V_L - V_C = 0$$

$$L\frac{di_L}{dt} = V_{dc} - V_C = \frac{dI_c}{dt} = \frac{V_{dc}}{I} - \frac{V_c}{I}$$
(6)

$$L\frac{di_{Lg}}{dt} = -V_g - V_{Cf} = \frac{dI_{Lg}}{dt} = -\frac{V_g}{L_g} - \frac{V_c}{L_g}$$
(7)  
$$I_L = I_c + I_{Lg}$$
$$C\frac{dV_c}{dt} = I_L - I_{Lg}; \frac{dV_c}{dt} = -\frac{I_L}{C} - \frac{IL_g}{C}$$
(8)

From (6)-(8), the state-space model of the system is formulated as follows

$$\frac{d}{dt} \begin{bmatrix} I_L \\ I_{Lg} \\ V_C \end{bmatrix} = \begin{bmatrix} 0 & 0 & \frac{-1}{L_1} \\ 0 & 0 & \frac{-1}{L_g} \\ \frac{1}{C} & \frac{-1}{C} & 0 \end{bmatrix} \begin{bmatrix} I_L \\ I_{Lg} \\ V_C \end{bmatrix} + \begin{bmatrix} \frac{1}{L_1} \\ \frac{1}{I_g} \\ 0 \end{bmatrix} \begin{bmatrix} V_{dc} & V_g & 0 \end{bmatrix}$$

By taking the Laplace transforms for the state variables shown in the above equation

$$SI_{L}(s) = -\frac{V_{c}(s)}{L} + \frac{V_{dc}(s)}{L}$$
 (9)

$$I_{L}(s) = -\frac{V_{c}(s)}{LS} + \frac{V_{dc}(s)}{LS}$$
(10)

$$SI_g(s) = -\frac{\frac{LS}{V_c(s)}}{\frac{Lg}{L_c}} + \frac{\frac{LS}{V_g(s)}}{\frac{Lg}{L_c}}$$
(11)

$$I_g(s) = -\frac{V_c(s)}{SL_g} + \frac{V_g(s)}{SL_g}$$
(12)

By simplifying (9) (10), (11) & (12), the output capacitor voltage ( $V_c$ ) to input dc-link voltage ( $V_{dc}$ ) transfer function is obtained as follows

$$\frac{V_c(s)}{V_{dc}(s)}\Big|_{V_g(s)=0} = \frac{CL_g}{SC[S^2LL_g+1]+1}$$
Which implies
$$\frac{V_c(s)}{V_{dc}(s)}\Big|_{V_c(s)=0} = \frac{CL_g}{S^3CLL_g+SC+1}$$
(13)

On substituting  $V_{g}(s)=0$ 

$$I_{L}(s) = \frac{I_{L}(s)}{LCS^{2}} + \frac{I_{g}(s)}{LCS^{2}} + \frac{V_{dc}(s)}{LC}$$

Which implies

$$I_{L}(s)\left[\frac{LCS^{2}-1}{LCS^{2}}\right] = \frac{I_{g}(s)}{LCS^{2}} + \frac{V_{dc}(s)}{LC}$$
(14)

By simplifying (10) to (14), The output current ( $I_L$ ) to input dc-link voltage ( $V_{dc}$ ) transfer function is deduced as

$$\frac{I_L(s)}{V_{dc}(s)}\Big|_{I_g(s)=0} = \frac{CS}{LCS^2 - 1}$$
(15)

With the dc-link voltage balancing and current control transfer function obtained from the state-space model, the



stability of the system is analysed by using a Bode plot with the parameters specified in Table IV.

TABLE IV THE PARAMETERS FOR THE PROPOSED SYSTEM					
Parameter	Symbol	Value			
AC-source voltage	Vg	230V, 50 Hz			
(Grid voltage)					
Inverter filter	L	0.27 mH			
inductance	C	200E			
capacitance	C	500 µF			
DC link capacitance	$C_{Link}$	C= 0.042F			
DC bus voltage	$V_{dc}$	660 V			
Grid filter inductance	Ισ	0.27mH			
	Lg	0.271111			

#### A. ANALYSIS OF INDUCTANCE AND CAPACITANCE VARIATION AND ITS EFFECTS ON SYSTEM PERFORMANCE

In this section, the impact of inductance and capacitance on the dynamic characteristic of the DS-MLI is analyzed. By using the system's transfer function, the practical value of inductor and capacitor is determined through frequency response bode plot analysis to improve the stability of the system.

## 1) EFFECT OF INDUCTANCE VARIATION

The bode plot of the system's transfer function for the variation of inductance is shown in Fig. 9.



FIGURE 9. Bode plot of inductance variation

The gain margin and phase margin at different inductance values are shown in Table V. From Table V; it is found that for the inductance of 0.3 mH the gain and phase margins are 29.9dB and 13.4° respectively. When the inductance value is increased beyond 1mH, more oscillations are produced,

resulting in a lower phase margin, thus inducing harmonics and making the system unstable.

TABLE V.						
EFFEC	EFFECT OF INDUCTANCE VARIATION					
Inductance	Gain Margin	Phase Margin				
value (mH)	(dB)	(deg)				
0.1	39.6	32.6				
0.3	29.9	13.4				
1	18.8	4.15				
3.33	5.68	0.563				

# 2) EFFECT OF CAPACITANCE VARIATION

The dynamic performance of the system is investigated by varying the capacitance value, and corresponding results are shown in Fig. 10 and Table VI and is found that 300 microfarad gives 49.2dB gain margin and 75.8° of phase margin respectively and hence the system is stable.



#### FIGURE 10. Bode plot of Capacitance variation

At other capacitance values, the gain margin and phase margin are low, resulting in more ripples and thus pushing the system into an unstable state.

TABLE VI.

	LITECT OF CALACITAINEL VARIATION						
Capacitance value	Gain Margin	Phase Margin					
(µF)	(dB)	(deg)					
100	54.4	134					
300	49.2	75.8					
600	24.6	7.87					
900	20.8	5.24					

From the above analysis, the optimum value of inductance and capacitance are found using the dc-link voltage balancing and current control transfer function equations as 0.3mH and  $300\mu$ F, respectively. The stability of the system is analyzed by using frequency response Bode plot with the parameters specified in Table IV.



# B. DESIGN OF VOLTAGE BALANCING CONTROLLER (VBC LOOP)

The Fig.11a shows the dc-link voltage balancing control scheme of DS-MLI. The plant transfer function  $G_p(s)$  is controller using a PI controller with appropriate  $K_i$  and  $K_p$  values tuned. The voltage regulation loop includes the average voltage controller (AVC), which is designed to regulate the total active power balance between the DSMLI and the grid.



FIGURE 11. (a) Voltage balancing control scheme (b) Open loop voltage control



The Fig.11b shows the open-loop bode plot of the AVC with  $K_p = 0.6$ ,  $K_i=2$  wherein the gain margin (GM) and Phase

Margin (PM) are infinity and hence the AVC loop is unstable. Fig.12 shows the closed-loop bode plot of the AVC, where the proportional-integral parameters are designed as  $k_p$ ,=1.2,  $k_i$ ,=0.002 for which a gain margin (GM) of 49.2 dB and a phase margin (PM) of 75.8° is attained, thus the stability of the VBC loop is improved. The DSMLI draws maximum active power from the DC link source to uphold the DC link voltage at the preferred level. This is achieved by a dual loop control method, which regulates the DC link capacitor voltage, the grid voltage and the inverter current. In the inner current control loop, the grid current's quadrature axis component is set to zero in the controller to generate maximum active power at unity power factor.

# C. CURRENT-LOOP CONTROL SCHEME



The current control scheme of DS-MLI is shown in Fig.13. The output current to the input transfer function is represented as a plant, and the Proportional-Integral (PI)



controller controls it. Figure. 14 shows the bode diagram of an open-loop current control transfer function. From the figure, it can be observed that the crossover frequency is high, which results in more oscillation making the system unstable. For stabilizing the system, a compensator PI controller with reference tracking is introduced in the closedloop system. The transfer function Bode plot of the compensated closed-loop system is shown in Fig.15. In Fig.15, it is observed that the gain margin is 24.4 dB and the phase margin is 90° which improves the stability of the system. The open-loop and the closed-loop response of DSMLI are depicted in Fig.16a. It is observed that closedloop has less steady-state error and peak overshoot when compared to open-loop system. Thus the closed-loop system produces fewer ripples and harmonics. Further, the dynamic response of the closed-loop DSMLI is investigated by applying a step-change in irradiance from 800 W/m<sup>2</sup> to 1000 W/m<sup>2</sup>at 4.5 ms, as shown in Fig.16b. From Fig.16b, It can be inferred that the system reaches a steady-state within 2.5 ms after the change in irradiance, and this ensures that the system has a fast dynamic response.



FIGURE 16. (a) System's response for step input (b) Dynamic response of the system with controller

# VI. EXPERIMENTAL RESULTS

To validating the theoretical and simulation results, experiments are carried out with an isolated solar PV unit feeding a load through DS-MLI and with a closed-loop power conversion scheme and the results are presented in the following sections.

#### A. ISOLATED OPERATION OF DS-MLI

An experimental prototype of DS-MLI rated 1kW is constructed to validate the simulation results. The components used for construction and their rating are given below in Table VII. The experimental setup is made to feed a load with  $200\Omega$  resistance and 70mH inductance. The load voltage, load current and THD obtained in symmetric operation are shown in Fig 17a, 17c and 17e, respectively. From these figures, it can be observed that under the constant input voltage from the solar PV emulator, the DSMLI delivers a 9-level output voltage waveform with a THD of 9.7%. The experimental THD is slightly higher than the simulated values as the FGA25N120-ANTD switches have a finite turn ON and Turn off time unlike its simulated counterpart wherein the switches turn ON and OFF instantaneously. The Fig. 17b, 17d and 17f portrays the experimental voltage, current, and THD of asymmetric operation respectively. Here, with an increase in steps, the THD has come down to 7.1 %. It can also be observed that during the asymmetric operation, the current waveform is smoother due to the above reason. The blocking voltage across the H-Bridge switch H<sub>1</sub> is measured during symmetric and operations and presented in Fig.17.g and 17.h, from which it can be observed that the dv/dt stress is comprehensively low when compared to 230 V in the twolevel inverter.

COMPONENTS USED IN THE ISOLATED OPERATION SET UP							
S.No	Component	Rating	Quantity				
1	Capacitor	80V,1000µF	6				
2	Capacitor	200V,470 µF	2				
3	Inductor	70mH	1				
4	IGBT	FGA25N120- ANTD	9				
5	Ecosense made solar PV emulator	1 kW	1				
6	Load resistance	200Ω	1				
7	FPGA Spartan 6 processor	-	1				

TABLE VII COMPONENTS USED IN THE ISOLATED OPERATION SET UP

# B. COMPARISON OF DS-MLI WITH OTHER TOPOLOGIES

The components required for obtaining nine levels in the output voltage for different multilevel inverter topologies presented in the literature are compared with the DS-MLI, and the results are presented in Table VIII

TABLE. VIII. COMPARISON OF COMPONENTS REOUIRED

Number of Components	[12]	[29]	[14]	[15]	СНВ	DSMLI
IGBTs	10	10	12	10	36	9
Drivers	8	10	12	10	36	9
Sources	4	4	4	4	4	2
Capacitors	-	-	-	-	-	4

From Table VIII, it can be observed that the number of components required for DS-MLI is relatively less when compared to the other topologies. The higher number of capacitors used in the topology facilitates its asymmetrical





(a) (c), (e) 9-level voltage, current, THD obtained during symmetric operation,(b), (d), (f) 13-level voltage, current, THD obtained during asymmetric operation,(g) Voltage stress across  $H_1$  during symmetric operation,(h) Voltage stress across  $H_1$  during asymmetric operation

operation without cascading. Also, it provides a tactical advantage in single point voltage regulation during grid interfacing

C. EFFICIENCY COMPUTATION

An inverter will experience losses due to the turn-on and turn off time of the switches and internal switch resistance called switching and conduction losses respectively. By using the linearized switching approximation characteristics [7], the switching and conduction losses can be calculated as follows

1) SWITCHING LOSS

The switching loss is the sum of power lost during turn-on and turn-off period of the switches. For a practical switch, the power lost while it is turned ON can be estimated as given in (16)

$$P_{sw-n} = \frac{1}{6} \left( f_s ' V_{swb} ' I_{swc} ' t_{on} \right)$$
(16)

Similarly, the power loss while the switch is turning off can be determined using (17)

$$P_{sw-f} = \frac{1}{6} f_s V_{swb} I_{swc} t_{off} \tag{17}$$

VOLUME XX, 2017



The total loss per switching state will be the sum of (16) and (17). Here  $f_s$  is the switching frequency of the switch,  $V_{swb}$  is the blocking voltage across the switch,  $I_{swc}$  is the conduction current through the switch,  $t_{on}$  and  $t_{off}$  are the time required for the switch to turn ON and turn off respectively.

# 2) CONDUCTION LOSS

The conduction loss is the power dissipated in a switch when it is in ON-State, and it can be computed by using (18)

$$P_{conduction} = \frac{V_{swc}I_{swc}}{t_{total}} (t_{total} - t_{off} - t_{on})$$
(18)

The total loss per switch  $(P_{LS})$  per switching state is the sum of equations (16) to (18). So, the total power loss across the inverter is

$$P_{Loss} = \sum_{s=1}^{9} P_{LS} \tag{19}$$

The efficiency of the inverter can be determined using the equation (20)





#### FIGURE 18 Efficiency Curve

In switch  $S_1$ , for a load of 0.26 kW (rms), the blocking voltage is 160 V (peak) in a symmetric mode, and the conduction current is 1.2A. From the datasheet of FGA25N120-ANTD, the turn on and turn off times are taken as 10 nanoseconds and 190 nanoseconds respectively. The switching loss per switching instant is 0.00576W. The switch conducts during two switching states and thus have four switching instants and the switching loss incurred in switch  $S_1$  is 0.02304W. Similarly, the conduction loss at switch  $S_1$ is 0.50415W. The total switching loss is the continuous sum of switching loss across all the switches, and it is 0.12 W; similarly, the total conduction loss is 7.04 W. Therefore, the total loss is 7.2 W and the efficiency estimated using (20) is nearly 97%. Similarly, the efficiency at loads 0.5kW, 0.75 kW and 1 kW are computed for DS-MLI and portrayed in Fig.18. From the Fig.18, it can be found that the efficiency of DS-MLI is higher than the CHB-MLI topology.

## D. ISOLATED OPERATION UNDER DISTURBANCE

The eco sense made solar PV emulator has four output channels. The solar PV emulator is connected to DS-MLI such that, the outputs from two of the four channels are

considered as  $V_{s1}$  and  $V_{s2}$  delivering equal voltages. Both the channels are clamped to two capacitors and used for the upper and lower arm of the DS-MLI. The input irradiance of the channel connected to the upper arm of the DSMLI is subjected to a step-change in irradiance, and the observation is shown in the Fig.19



FIGURE 19. Symmetrical operation of DS-MLI when  $V_{\mbox{s1}}$  is subjected to a disturbance.

Similarly, when the step-change in irradiance is applied to one of the two channels during asymmetric operations, the number of levels lost is higher when compared to symmetric operation as shown in the Fig.20



FIGURE 20. Asymmetrical operation of DS-MLI when  $V_{s1}$  is subjected to a disturbance.

To maintain the dc-link voltage and grid current quality while interfacing the solar PV unit to the grid through DS-MLI a modified single dc bus bar collector scheme is suggested and the experimental results are presented in the following section

# VII. INTERFACING OF SOLAR PV UNIT TO GRID THROUGH DS-MLI

A single dc bus bar collector-based control scheme is proposed in [30]. In this scheme, the multiple solar PV strings are connected to a common dc bus bar, with a DC-DC converter connected to each string. This DC bus bar is connected to the grid through a grid-tied conventional Cascaded H-Bridge Multilevel Inverter. The dc links tapped from the common dc bus bar through a fly-back converter acts as the independent source for each H-Bridge unit. Even though the energy yield and operation range are higher in the said scheme, the efficiency is less due to multiple conversion stages involved.

Harmonics





FIGURE 21. Modified Single DC-Bus bar collector scheme

A modified single DC bus bar-based control scheme with DS-MLI is employed in this paper, as shown in the Fig.21. In the suggested scheme, the converters connected to each string are eliminated, and the multiple fly-back converters are replaced with a single buck-boost converter and a voltage balancing circuit. Therefore, the efficiency of the system will be higher due to the reduction in the number of components. Since the voltage level involved in domestic applications is in the range of 230 V. The voltage stress across the converter is bearable.





FIGURE 22. (a) Voltage and Current,(b) Power and Power factor,(c) Voltage THD (d) Current THD

A 1kW solar PV unit is realized with an eco-sense made solar PV emulator and connected to the grid using the proposed scheme. The voltage, real power, reactive power, current and power factor observed in the grid-tied DS-MLI is shown in Fig. 22a and Fig.22b. For an RMS voltage of 230 V, the solar PV unit delivers a current of 4.3 amperes. The LC filter employed in the grid side aided in eliminating the lower order harmonics and thus reducing the voltage THD to 2.6 % as shown in Fig.22c. The current THD is observed as 2.9%, as shown in Fig.22d. The minimum lower order harmonic content observed in Figure 22c originates from the ripples from the DC link, which is less influential in the circuit performance. The modified single dc bus bar collector scheme with DS-MLI is compared with the single dc bus bar collector scheme with CHB-MLI in the aspects of the number of components required, cost and efficiency and the observations are presented in Table IX. From Table IX, it can be found that the proposed conversion scheme requires less

			Unit	it Control Scheme proposed in [30]			Dual Source Multilevel Inverter				
S No	Components	Specification	Cost	For	Cost	Eor 12	Cost	Symmetric	Cost	Agummatria	Cost
5.110	required	specification	in	9-	in	levels	in	Mode	in	Mode	in
			USD	levels	USD	10 0015	USD	Widde	USD	Widde	USD
1	Capacitor	450 V,1500 μF	41.51					1	41.51	1	41.51
2	Capacitor	300 V, 1500 μF	24.13							1	24.13
3	Capacitor	200 V, 470 µF	1.6					2	48.44	3	72.66
4	Capacitor	80 V, 1000 μF	1.82					4	46.24	2	23.12
5	Capacitor	44 V, 1500 μF	3.05	4	12.2	6	18.3				
6	Inductor	700 µH	1.96	4	7.84	6	11.76	1	1.96	1	1.96
7	Inductor	1.6 mH	1.56					1	1.56	1	1.56

TABLE. IX. COMPARISON OF COMPONENTS REQUIRED FOR CLOSED-LOOP SYSTEM

VOLUME XX, 2017

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/ACCESS.2020.3030721, IEEE Access

IEEE Access

						1	1	1			1
8	Inductor	1.2 mH	1.02					1	1.02	1	1.02
9	Diode	1N3208	3.63	4	14.5	6	21.78	9	32.67	9	32.67
10	MOSFET	IRL530PBF	0.62	4	2.48	6	3.72	1	0.62	1	0.62
11	MOSFET	IRF1644GPBF	2.48					2	4.96	2	4.96
12	IGBT	FGA5N120-AD	1	12	12	24	24	9	9	9	9
13	Flyback Transformer	-	15	4	60	6	90				
14	Efficiency at 1 kW	-	-		89	9%		91%			
15	Approximated total Cost in USD	-	-	109	109.04 169.56 103.78		-	125.87			

number of components. In particular, the multiple fly-back transformers employed in the conventional conversion scheme are eliminated, which brought down the cost of the proposed conversion scheme to 125 USD, which is 30% less when compared conventional counterpart. The cost of the components of the proposed topology differs from the cost of the components used in [30]. Because of the specification, the components used in the two topologies is different from each other. The usage of fly-back transformers in [30] increases its cost drastically, as observed in Table IX.

#### **VIII. CONCLUSION**

A multilevel inverter topology called Dual-source multilevel inverter is suggested for domestic rooftop solar PV units. The inverter topology can synthesize nine-levels and thirteen levels using nine switches during symmetric and asymmetric operation respectively. Further, a modified single dc bus bar-based control scheme with reduced power components is suggested to interface solar PV unit to grid through DS-MLI. The transfer function of the control scheme is derived, and its stability is assessed and proved satisfactory. The efficiency of the DSMLI based grid-connected solar PV is 92 % at 1kW, which is 3% high when compared to the scheme found in recent literature. Further, the lesser number of components utilized in the scheme will bring down the cost to \$125, which is considerably lower than the \$170 incurred in the existing system.

#### NOMENCLATURE

$C_{f}$	-	Filter capacitance
DS-MLI	-	Dual Source Multilevel Inverter
$F_s$	-	Switching frequency
$G_c(s)$	-	Controller transfer function
$G_p(s)$	-	Plant transfer function
$I_l$	-	Current through inverter side inductance
$I_{Lg}$	-	Current through grid side inductance
$I_{swc}$	-	Current through the switch
$I_{swc}$	-	Conduction current through the switch
$K_i$	-	Integral gain
$K_p$	-	Proportional gain
Ńc	-	Number of capacitors clamped in
		lower/upper arm of DS-MLI
NIevel	-	Number of levels

$N_{step}$	-	Number of steps in the positive/Negative
		half cycle of the terminal voltage
$N_{switch}$	-	Number of switches
$P_{conduction}$	-	Conduction loss
PLL	-	Phase-Locked Loop
$P_{loss}$	-	The power loss of the inverter
$P_{LS}$	-	Power lost in each switch
$P_{sw-f}$	-	Power lost during turn off
$P_{sw-n}$	-	Power lost during turn on
PV	-	Photovoltaic
PWM	-	Pulse Width Modulation
THD	-	Total Harmonic Distortion
$t_{off}$	-	The time required for the IGBT to turn off
ton	-	The time required for the IGBT to turn ON
$V_{Of}$	-	The magnitude of the fundamental voltage
		component
$V_{c}$	-	Filter capacitor voltage
$V_{dc}$	-	The voltage at the input dc-link
$V_L$	-	The voltage across the inductor
$V_{oi}$	-	The magnitude of harmonic voltage
		components
$V_{sI}$	-	The magnitude of voltage delivered by the
		dc voltage source connected in the lower
		arm
$V_{s2}$	-	The magnitude of voltage delivered by the
		dc voltage source connected to the upper
		arm
$V_{swb}$	-	Blocking voltage across the switch
$V_{swc}$	-	The voltage drop across the switch during
		conduction
$\alpha_k$	-	Switching angle

#### REFERENCES

- Babaei, E, Jalilzadeh, T, Sabahi, M, Maalandish, M, Alishah, RS. High step-up DC-DC converter with reduced voltage stress on devices. Int Trans Electr Energ Syst. 2019; 29:e2789.
- [2] International Renewable Energy Agency: 'REthinking Energy' (2019), 55
- [3] Khosroshahi, M.T.: 'Crisscross cascade multilevel inverter with reduction in number of components', IET Power Electron., 2014, 7, (12), pp. 2914–2924
- [4] Ali JS, Alishah RS, Sandeep N, Hosseini SH, Babaei E, Vijayakumar K, Yaragatti UR.: 'A new generalized multilevel converter topology based on cascaded connection of basic units', IEEE Journal of Emerging and Selected Topics in Power Electronics. 2018, 7(4), pp.2498-512.
- [5] Meza, C., Negroni, J.J., Biel, D., Guinjoan, F.: 'Energy-Balance Modeling and Discrete Control for Single-Phase Grid-Connected PV

IEEEAccess

Central Inverters', IEEE Trans. Ind. Electron., 2008, 55, (7), pp. 2734–2743

- [6] Rodriguez, J., Bernet, S., Steimer, P.K., Lizama, I.E.: 'A Survey on Neutral-Point-Clamped Inverters', IEEE Trans. Ind. Electron., 2010, 57, (7), pp. 2219–2230
- [7] Prem P., Jagabar Sathik, Sivaraman P., Mathewsaran A., Shady H. E. Abdel Aleem.: 'A new asymmetric dual source multilevel inverter topology with reduced power switches', Journal of the Chinese Institute of Engineers, 2019, 42, 5, pp. 460-472.
- [8] Lai, J.-S., Peng, F.Z.: 'Multilevel converters-a new breed of power converters' IEEE Trans. Ind. Appl., 1996, 32, (3), pp. 509–517
- [9] Villalva, M.G., Gazoli, J.R., Filho, E.R.: 'Modeling and circuit-based simulation of photovoltaic arrays', in '2009 Brazilian Power Electronics Conference' (2009), pp. 1244–1254
- [10] Krishnamoorthy, H.S., Essakiappan, S., Enjeti, P.N., Balog, R.S., Ahmed, S.: 'A new multilevel converter for Megawatt scale solar photovoltaic utility integration', in '2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC)' (2012), pp. 1431–1438
  - [11] Gupta, K.K., Jain, S.: 'Comprehensive review of a recently proposed multilevel inverter', IET Power Electron., 2014, 7, (3), pp. 467–479
  - [12] Shalchi Alishah, R., Nazarpour, D., Hosseini, S.H., Sabahi, M.: 'Reduction of power electronic elements in multilevel converters using a new cascade structure', IEEE Trans. Ind. Electron., 2015, 62, (1), pp. 256–259
  - [13] Samadaei, E., Gholamian, S.A., Sheikholeslami, A., Adabi, J.: 'An Envelope Type (E-Type) Module: Asymmetric Multilevel Inverters with Reduced Components', IEEE Trans. Ind. Electron., 2016, 63, (11), pp. 7148–7156
  - [14] Harbi, I.A., Azazi, H.Z., Lashine, A.E., Elsabbe, A.E.: 'A higher levels multilevel inverter with reduced number of switches', Int. J. Electron., 2018, 105, (8), pp. 1286–1299
  - [15] Venkat, T., <u>Somasundaran</u>, P.: 'New asymmetric 21-level inverter with reduced number of switches', J. Eng. Res. [TJER], 2019, 16, p. 18
  - [16] Prem, P., Sugavanam, V., Ahamed, I.A., Sathik, M.A.J., Boopathi, C.S., Vijayakumar, K., Sanjeevikumar, P.: 'A novel crossconnected multilevel inverter topology for higher number of voltage levels with reduced switch count' Int Trans Electr Energ Syst., 2020, doi: 10.1002/2050-7038.12381
  - [17] Santra, S.B., Kumar, K., Biswal, P., Panigrahi, C.K.: 'Lyapunov Based Fast Terminal Sliding Mode Q-V Control of Grid Connected Hybrid Solar PV and Wind System', IEEE Access, 2018, 6, pp. 39139–39153
  - [18] Yang, Y., Wen, H., Li, D.: 'A Fast and Fixed Switching Frequency Model Predictive Control With Delay Compensation for Three-Phase Inverters', IEEE Access, 2017, 5, pp. 17904–17913
  - [19] Sharma, B., Nakka, J.: 'Single-phase cascaded multilevel inverter topology addressed with the problem of unequal photovoltaic power distribution in isolated dc links', IET Power Electron., 2019, 12, (2), pp. 284–294
  - [20] Kangarlu, M.F., Babaei, E.: 'A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters', IEEE Trans. Power Electron., 2013, 28, (2), pp. 625–636
  - [21] Behzadi Nezhad, A., Namadmalan, A., Rahdarian, A.: 'Cascaded Hbridge multilevel inverters with discrete variation of DC sources', Int. J. Electron., 2019, 0, (0), pp. 1–18
  - [22] A. Ahamed Ibrahim, S., Anbalagan, P., Mohamed Ali, J.S.: 'A New Asymmetric and Cascaded Switched Diode Multilevel Inverter Topology for Reduced Switches, DC Source and Blocked Voltage on Switches' (2018)
  - [23] Ibrahim, S.A.A., Palanimuthu, A., Sathik, M.A.J.: 'Symmetric switched diode multilevel inverter structure with minimized switch count', J. Eng., 2017, 2017, (8), pp. 469–478
  - [24] Liu, Y., Hong, H., Huang, A.Q.: 'Real-Time Algorithm for Minimizing THD in Multilevel Inverters With Unequal or Varying Voltage Steps Under Staircase Modulation', IEEE Trans. Ind. Electron., 2009, 56, (6), pp. 2249–2258
  - [25] R. Shalchi Alishah, D. Nazarpour, S. H. Hosseini and M. Sabahi, "Novel Topologies for Symmetric, Asymmetric, and Cascade

Switched-Diode Multilevel Converter with Minimum Number of Power Electronic Components," in IEEE Transactions on Industrial Electronics, 2014, 61, (10), pp. 5300-5310.

- [26] Eaton, D., Rama, J., Hammond, P.: 'Neutral Shift- Five years of continuous operation with adjustable frequency drives', IEEE Industrial Applications Magazine, 2003, Vol.9, No.6, pp.40-49.
- [27] Beig, A.R., Dekka.: 'Experimental Verification of Multilevel Inverter Standalone Power Supply for Low-Voltage and Low Power Applications', IET Power Electronics, Vol.5, no.6, pp.635-643
- [28] Sen, G., Elbuluk, M.E.: 'Voltage and Current-Programmed Modes in Control of the Z-Source Converter', IEEE Trans. Ind. Appl., 2010, 46, (2), pp. 680–686
- [29] Jayabalan, M., Jeevarathinam, B., Sandirasegarane, T.: 'Reduced switch count pulse width modulated multilevel inverter', IET Power Electron., 2017, 10, (1), pp. 10–17
- [30] Fuentes, C.D., Rojas, C.A., Renaudineau, H., Kouro, S., Perez, M.A., Meynard, T.: 'Experimental Validation of a Single DC Bus Cascaded H-Bridge Multilevel Inverter for Multistring Photovoltaic Systems', IEEE Trans. Ind. Electron., 2017, 64, (2), pp. 930–934.



**PREM PONNUSAMY** received the B.E, M.E degrees from the Faculty of Electrical Engineering, Anna University, Chennai in 2006 and 2008 respectively. From then he was working as Assistant Professor in the Department of Electrical and Electronics Engineering of Bannari Amman Institute of Technology, Sathyamangalam. He received the PhD degree from the Faculty of Electrical Engineering, Anna University in 2018. He is currently working as Associate Professor in

the Department of Electrical and Electronics Engineering at Bannari Annam Institute of Technology, Sathyamangalam. His research interests include power systems and power converters for renewable energy stems.



SIVARAMAN PANDARINATHAN received the B.E, M.Tech., and PhD degrees from Bharathiar University, SASTRA University and Anna University, in 2002,2004 and 2014 respectively. He started the carrier as a lecturer in 2004 and currently working as Associate Professor at Bannari Amman Institute of Technology, Sathyamangalam, Tamilnadu, India. His current research interests include Solar PV power conversion technology, Stability analysis and bidding. EV cherging and Bourge guilty. Us has

controller design, EMI shielding, EV charging and Power quality. He has published many papers in SCI and Scopus indexed journals and conferences. Also, he filed five national patents to his credit.



DHAFER ALMAKHLES (M'14,SM'20) received B.E. degree in Electrical Engineering from King Fahd University of Petroleum and Minerals, Dhahran, Saudi Arabia in 2006 and completed his Master's degree (Hons.) and his PhD from The University of Auckland, New Zealand in 2011 and 2016, respectively. Since 2016, he has been with Prince Sultan University - Saudi Arabia, where he is currently the chairman of the Communications and Networks

Engineering Department and the Director of Science and Technology Unit. He is the leader for Renewable Energy Laboratory at Prince Sultan University. He has authored many published articles in the area of control systems and power electronics. He served as a reviewer for many journals including IEEE Transactions on Fuzzy Systems, Control of Network Systems, Industrial Electronics, Control Systems Technology and IEEE Control Systems Letters and International Journal of Control. His research interests include the hardware implementation of control theory, signal processing, networked control systems, nonlinear control design, unmanned aerial vehicle (UAV) and renewable energy. 10.1109/ACCESS.2020.3030721, IEEE Access





Sanjeevikumar Padmanaban (Member'12– Senior Member'15, IEEE) received the bachelor's degree in electrical engineering from the University of Madras, Chennai, India, in 2002, the master's degree (Hons.) in electrical engineering from Pondicherry University, Puducherry, India, in 2006, and the PhD degree in electrical engineering from the University of Bologna, Bologna, Italy, in 2012. He was an Associate Professor with VIT University from 2012 to 2013. In 2013, he joined the National Institute of

Technology, India, as a Faculty Member. In 2014, he was invited as a Visiting Researcher at the Department of Electrical Engineering, Qatar University, Doha, Qatar, funded by the Qatar National Research Foundation (Government of Qatar). He continued his research activities with the Dublin Institute of Technology, Dublin, Ireland, in 2014. Further, he served an Associate Professor with the Department of Electrical and Electronics Engineering, University of Johannesburg, Johannesburg, South Africa, from 2016 to 2018. Since 2018, he has been a Faculty Member with the Department of Energy Technology, Aalborg University, Esbjerg, Denmark. He has authored more than 300 scientific papers.

S. Padmanaban was the recipient of the Best Paper cum Most Excellence Research Paper Award from IET-SEISCON'13, IET-CEAT'16, IEEE-EECSI'19, IEEE-CENCON'19 and five best paper awards from ETAEERE'16 sponsored Lecture Notes in Electrical Engineering, Springer book. He is a Fellow of the Institution of Engineers, India, the Institution of Electronics and Telecommunication Engineers, India, and the Institution of Engineering and Technology, U.K. He is an Editor/Associate Editor/Editorial Board for refereed journals, in particular the IEEE SYSTEMS JOURNAL, IEEE Transaction on Industry Applications, IEEE ACCESS, *IET Power Electronics, IET Electronics Letters*, and Wiley-*International Transactions on Electrical Energy Systems*, Subject Editorial Board Member – Energy Sources – Energies Journal, MDPI, and the Subject Editor for the *IET Renewable Power Generation, IET Generation*, *Transmission and Distribution*, and *FACTS* journal (Canada).



**ZBIGNIEW LEONOWICZ** (M'03–SM'12) received the M.Sc., Ph.D., and Dr. Sci. degrees in electrical engineering from Wroclaw University of Science and Technology, Wroclaw, Poland, and Habilitate Doctorate degree from Bialystok University of Technology, Bialystok, Poland in 1997, 2001, and 2012, respectively.,Since 1997, he has been with the Department of Electrical Engineering, Wroclaw, Poland, where he is Professor His current research interests include

currently an Associate Professor. His current research interests include power quality, control and protection of power systems, renewables, industrial ecology, and applications of advanced signal processing methods in power systems.



**A.MATHESWARAN** is presently working as Assistant Professor in the Department of Electrical and Electronics Engineering at Bannari Amman Institute of Technology, Tamil Nadu, India and has ten years of teaching experience. He received the B.E. degree in Electrical and Electronics Engineering, M.E. degree in Power Electronics and Drives and PhD from the Anna University, Chennai, India. He is a member in IEEE. His research interest includes power

converters for renewable energy sources, industrial drives and power quality.



JAGABAR SATHIK MOHAMED ALI (M-15, SM-19) was born in Thanjavur, India, in 1979. He received the B.E. degree in electronics and communication engineering from Madurai Kamarajar University, Madurai, India, in 2002, and the M.E. and PhD degrees from the Faculty of Electrical Engineering, Anna University, Chennai, India, in 2004 and 2016, respectively. He is currently a post-doctoral fellow with the Renewable Energy Lab, College of Engineering,

Prince Sultan University, Riyadh, Saudi Arabia. He is consultant of various power electronics companies for the design of power electronics converters. He has authored more than 40 articles publications in international journals and conference proceedings. His current research interests include multilevel inverters, grid-connected inverters, and power electronics converters and its applications to renewable energy systems. He is the receipt of the certificate of recognition award for the second-highest paper published in IEEE Journals during the year of 2018-2019 under IEEE-Madras Section.