This is an electronic reprint of the original article.
This reprint may differ from the original in pagination and typographic detail.

Saeedian, Meysam; Adabi, M. Ebrahim; Hosseini, Seyyed Mehdi; Adabi, Jafar; Pouresmaeil, Edris

# A Novel Step-Up Single Source Multilevel Inverter 

Published in:
IEEE Transactions on Power Electronics

DOI:
10.1109/TPEL.2018.2848359

Published: 01/04/2019

Document Version
Peer reviewed version

Please cite the original version:
Saeedian, M., Adabi, M. E., Hosseini, S. M., Adabi, J., \& Pouresmaeil, E. (2019). A Novel Step-Up Single Source Multilevel Inverter: Topology, Operating Principle and Modulation. IEEE Transactions on Power Electronics, 34(4), 3269-3282. [8387509]. https://doi.org/10.1109/TPEL.2018.2848359

This is the accepted version of the original article published by IEEE.
© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

# A Novel Step-Up Single Source Multilevel Inverter: Topology, Operating Principle and Modulation 

Meysam Saeedian, M. Ebrahim Adabi, Seyyed Mehdi Hosseini, Jafar Adabi, and Edris Pouresmaeil, Senior Member, IEEE


#### Abstract

This paper presents a novel step-up DC to AC converter with only one power supply. These types of converters are suitable for renewable and sustainable energy applications with low input DC sources. The proposed topology has the ability of self-voltage balancing and does not apply end side $\mathbf{H}$-bridge to produce a bipolar staircase waveform. Consequently, switching losses and voltage stress of semiconductor components are reduced to a great extent. A small DC voltage source can be used to achieve a high voltage high quality AC waveform through switching the pre-charged capacitors in series and in parallel. Circuit configuration and its operation principle, capacitors' charging process, thermal model, capacitances and losses calculations are discussed in details. Moreover, the comparison of the proposed circuit with the other single source multilevel converters shows that the proposed topology reduces the number of circuit elements. Finally, a laboratory 9 -level prototype is built to verify the theoretical analyses and feasibility of the proposed topology. The experimental results show that the converter efficiency at 1 KW output power is $\mathbf{9 2 . 7 5} \%$.


Index Terms- DC-AC power conversion, Single source multilevel converter, Switched-capacitor technique, Voltage stepup, Phase disposition pulse width modulation, Efficiency.

## I. Introduction

NOWADAYS, the current energy arena is changing. The generation of electrical energy through unstable/fossil sources impose irreparable damages on the environment. This issue encourages governments to use clean energy sources like solar and wind energy for producing demanded power. Variant families of power converters have been designed to connect these types of new energy systems to the electrical network and/or local loads. Among these converters, multilevel inverters (MLIs) play a critical role in converting DC power to AC power [1-3].

The idea of MLIs was introduced by Baker et al in 1970s to mitigate disadvantages of two-level inverters (i.e. low power

[^0]quality and the use of high power semiconductors) [4]. Lower switching and conduction power losses, increased efficiency, and extended power range due to the high voltage capability are other benefits of the MLIs compared to the two-level inverters [5-7]. The most common types of multilevel converter topologies are diode clamped or neutral point clamped (NPC) [8], capacitor clamped or flying capacitor (FC) [9], and cascaded H-bridge (CHB). NPC and FC suffer from dc-link voltage unbalancing problem and high number of semiconductor elements, particularly when the number of voltage levels are increased [10]. There have been special attention to the CHB converter due to modularity, symmetric structure, and its simple control. However, the main drawback of the CHB is the need for large number of isolated DC sources [11].

The above mentioned converters do not have the potentiality of voltage boosting. The voltage boosting capability will be essential when the converter is designed for electric vehicles (EVs), uninterruptible power supplies (UPS), and grid connected renewable energy systems such as photovoltaic cells [12]. Low input DC voltage should be boosted to an acceptable range for these systems [13, 14]. In recent years, one of the main orientations in power electronics has been the development of step-up DC to AC switched-capacitor converters without inductors and transformers [15]. They are able to boost their small input DC voltages to high AC voltages through switching the pre-charged capacitors in series. Low weight, small size, high power density, and low harmonic contents are some benefits of these converters [15]. Nevertheless, they should be accompanied with isolation transformers where the isolation between different energy sources is required.

Figs. 1a to 1c show the switched-capacitor circuits presented in [16], [17], and [18], respectively. They are based on a series connection of a DC-DC converter and an end side H-bridge inverter. The DC-DC parts consist of series switched-capacitor units, in a way that provide the capacitors' charging potentiality

[^1]

Fig. 1. Presented circuits in the recent years (a) [16], (b) [17], (c) [18], (d) [20]
in self-balancing form. Voltage boosting and applying only one power supply are among the advantages of these circuits compared to classical topologies and other modified CHB converters. However, the number of active switches and capacitors are high in these converters, which lead to increase in system cost, size and complexity. Note that [16-18] converters use end side H -bridges to produce bipolar voltage waveforms. Four H-bridge switches should withstand voltages equal to the maximum output voltage. This weakness might restrict converter applications in medium/high power ranges; because providing high voltage switches is difficult and costly [19]. [20] presented a step-up single source multilevel converter based on switched-capacitor technique in which capacitors’ charging is performed in a self-balancing form (see Fig. 1d). The voltage stress of semiconductor elements, and therefore total standing voltage (TSV) is decreased in this converter; however, it uses very high number of active switches and related gate drivers.

This work presents a novel step-up single source multilevel converter based on switched-capacitor technique. Capacitors' charging in the proposed converter is performed in a selfbalancing form and it generates a bipolar output voltage with no need to an end side H -bridge. The comparison of the proposed converter with other topologies in the same category shows that the number of semiconductor elements, capacitors, and TSV parameter are decreased in the proposed circuit. Due to these benefits, this circuit is an appropriate alternative for traditional/up to date multilevel converters which are applied
for electric vehicle drives, renewable and sustainable energy sources, and other applications. Other sections of the paper are organized as follows: section II describes the performance of the proposed circuit, capacitors' charging process and its modulation strategy. The capacitances and power losses calculations along with the thermal analysis of the proposed 9level converter are presented in section III. Section IV compares the proposed converter with the other presented circuits in the recent years. Section V provides achieved simulation and experimental results from a 9-level prototype. Finally, conclusions are brought in section VI.

## II. Proposed Step-up Multilevel Converter

## A. Circuit Configuration

Fig. 2a shows the proposed single source multilevel converter. It consists of two half-bridge (HB) inverters (RHB and LHB for the right and left sides of the converter) and $m$ modified switched-capacitor cells (SCC) which are connected in series in the middle of the topology. The voltages produced by SCCs are transferred to the load terminals through lateral HBs. Each SCC includes two capacitors ( $\mathrm{C}_{\mathrm{u}}, \mathrm{C}_{\mathrm{d}}$ ), two unidirectional power switches ( $\mathrm{S}_{\mathrm{u}}, \mathrm{S}_{\mathrm{d}}$ ), and two power diodes $\left(D_{u}, D_{d}\right)$. The proposed topology is a voltage booster in a way that the maximum output voltage can increase to any desirable level. Photovoltaic panels, batteries, and fuel cells can be applied as input power supply in this circuit. Generating a bipolar output voltage with no need to an end side H-bridge
inverter is a benefit of this topology. This feature leads to remarkable decrease of the TSV and makes the converter appropriate to perform in medium/high power applications with low input voltage sources.

(a)

(b)

Fig. 2. (a) Circuit configuration of the proposed MLI $\left(\mathrm{V}_{\mathrm{Load}}=\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\right)$, (b) charging paths of the first and second SCC capacitors

## B. Capacitors' Charging Process

According to Fig. $2 \mathrm{~b}, \mathrm{C}_{\mathrm{u} 1}\left(\mathrm{C}_{\mathrm{d} 1}\right)$ is charged through the input power supply by turning $\mathrm{S}_{\mathrm{d} 1}\left(\mathrm{~S}_{\mathrm{u} 1}\right)$ on. Note that $\mathrm{S}_{\mathrm{u} 1}$ and $\mathrm{S}_{\mathrm{d} 1}$ are switched complementary. For charging $\mathrm{C}_{\mathrm{u} 2}\left(\mathrm{C}_{\mathrm{d} 2}\right)$, series combination of the first SCC capacitors is applied through $\mathrm{D}_{\mathrm{u} 2}$ and $\mathrm{S}_{\mathrm{d} 2}\left(\mathrm{D}_{\mathrm{d} 2}\right.$ and $\left.\mathrm{S}_{\mathrm{u} 2}\right)$. This procedure continues to charge all of the capacitors. For $\mathrm{i}^{\text {th }} \mathrm{SCC}, \mathrm{C}_{\mathrm{ui}}\left(\mathrm{C}_{\mathrm{di}}\right)$ can be charged by series combination of $\mathrm{C}_{\mathrm{u}(\mathrm{i}-1)}$ and $\mathrm{C}_{\mathrm{d}(\mathrm{i}-1)}$ through $\mathrm{D}_{\mathrm{ui}}$ and $\mathrm{S}_{\mathrm{di}}\left(\mathrm{D}_{\mathrm{di}}\right.$ and $\left.\mathrm{S}_{\mathrm{ui}}\right)$.

Therefore, by ignoring voltage drop in the charging paths, the voltage across each capacitor is obtained as follow:

$$
\begin{equation*}
V_{C u i}=V_{C d i}=2^{m-1} \times V_{I N} \quad i=1,2, \ldots, m \tag{1}
\end{equation*}
$$

where $m$ is the number of SCCs. The capacitors are discharged across the load, which would be demonstrated in the next subsection. In order to preventing excessive voltage drop of the capacitors at discharging times, capacitance calculations would be presented in section III to restrict the capacitors' voltage ripple in an acceptable range. Thereby, the proposed topology does not require closed-loop controlling method or additional circuit balancer for balancing capacitors' voltage.

## C. Operating Principles

The performance principle of a 9-level converter is brought in this subsection. Different voltage levels are produced based on the presented switching model in Table I. Note that 0 and 1 values are indicative of OFF and ON states of the related semiconductors, respectively. The states of the capacitors are shown by " $\boldsymbol{\Delta}$ ", " $\boldsymbol{\nabla}$ ", and "-" which are indicative of charging, discharging and no change modes, respectively.

Table I
Switching Models and Charging/Discharging States of the Capacitors in the Proposed 9-Level Circuit

| Voltage Levels | Switches |  |  |  |  |  |  |  | Diodes |  |  |  | Capacitors |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{\mathrm{L} 1}$ | $\mathrm{S}_{\mathrm{L} 2}$ | $\mathrm{S}_{\mathrm{ul}}$ | $\mathrm{S}_{\mathrm{d} 1}$ | $\mathrm{S}_{\mathrm{u} 2}$ | $\mathrm{S}_{\mathrm{d} 2}$ | $\mathrm{S}_{\mathrm{R} 1}$ | $\mathrm{S}_{\mathrm{R} 2}$ | $\mathrm{D}_{\mathrm{ul}}$ | $\mathrm{D}_{\mathrm{d} 1}$ | $\mathrm{D}_{\mathrm{u} 2}$ | $\mathrm{D}_{\mathrm{d} 2}$ | $\mathrm{C}_{\mathrm{u} 1}$ | $\mathrm{C}_{\mathrm{d} 1}$ | $\mathrm{C}_{\mathrm{u} 2}$ | $\mathrm{C}_{\mathrm{d} 2}$ |
| $+4 \mathrm{~V}_{\text {IN }}$ | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | - | $\nabla$ | A | $\nabla$ |
| $+3 \mathrm{~V}_{\text {IN }}$ | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | $\nabla$ | - | $\Delta$ | $\nabla$ |
|  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 4 | $\nabla$ | $\Delta$ | $\nabla$ |
| $+2 \mathrm{~V}_{\text {IN }}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $\Delta$ | $\nabla$ | - | $\triangle$ |
|  | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | $\nabla$ | $\Delta$ | $\Delta$ | $\nabla$ |
| $+1 \mathrm{~V}_{\text {IN }}$ | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\nabla$ | A | - | $\triangle$ |
|  | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $\Delta$ | $\nabla$ | - | - |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\nabla$ | $\Delta$ | - | $\Delta$ |
|  | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | $\Delta$ | $\nabla$ | A | - |
| $-1 \mathrm{~V}_{\text {IN }}$ | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | $\Delta$ | $\nabla$ | A | - |
|  | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | $\nabla$ | $\Delta$ | $\Delta$ | - |
| $-2 \mathrm{~V}_{\text {IN }}$ | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | $\nabla$ | $\Delta$ | A | - |
|  | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $\triangle$ | $\nabla$ | $\nabla$ | $\Delta$ |
| $-3 \mathrm{~V}_{\text {IN }}$ | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | - | $\nabla$ | $\nabla$ | A |
|  | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\nabla$ | $\triangle$ | $\nabla$ | $\triangle$ |
| $-4 \mathrm{~V}_{\text {IN }}$ | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\nabla$ | $\Delta$ | $\nabla$ | $\Delta$ |

Fig. 3 shows possible current paths in the positive half cycle. It can be seen that positive voltage levels are generated with lower capacitors ( $\mathrm{C}_{\mathrm{di}}$ ) of the SCCs. Note that only the positive half cycle is brought in Fig. 3 and the negative level paths are not demonstrated due to space saving.

## D. Modulation Strategy

In this paper, a phase disposition pulse width modulation (PD-PWM) technique is used to control of semiconductor switches. The advantages of this method are uncomplicated to realize and lower total harmonic distortion [21]. According to Fig. 4, for the proposed 9-level converter, eight triangular carrier waves ( $\mathrm{V}_{\mathrm{t} 1}$ to $\mathrm{V}_{\mathrm{t} 8}$ ) are compared with a reference sinusoidal waveform $\left(\mathrm{V}_{\text {ref }}\right)$ to generate switches gate signals. The carrier waves have the same amplitude $\left(\mathrm{A}_{\mathrm{t}}\right)$ and frequency $\left(f_{t}\right)$, but their offset voltages are different. $\mathrm{V}_{\mathrm{t} 1}$ to $\mathrm{V}_{\mathrm{t} 4}\left(\mathrm{~V}_{\mathrm{t} 5}\right.$ to $\left.\mathrm{V}_{\mathrm{t} 8}\right)$ generate required switching pulses to form the positive (negative) half cycle. The algorithm to determine on-state switches in each voltage level is based on Table II.


Fig. 3. Current paths for different output voltage levels (a) $+4 \mathrm{~V}_{\text {IN }}(\mathrm{b})+3 \mathrm{~V}_{\text {IN }}(\mathrm{c})+3 \mathrm{~V}_{\text {IN }}(\mathrm{d})+2 \mathrm{~V}_{\text {IN }}(\mathrm{e})+2 \mathrm{~V}_{\text {IN }}(\mathrm{f})+1 \mathrm{~V}_{\text {IN }}(\mathrm{g})+1 \mathrm{~V}_{\text {IN }}$ (h) $0 \mathrm{~V}_{\text {IN }}(\mathrm{i}) 0 \mathrm{~V}_{\text {IN }}$

## III. CAPACITANCES and EfFICIENCY CALCULATIONS AND Thermal Analysis of the Proposed Converter

## A. Determination of Capacitances

In switched-capacitor DC-AC converters, the capacitors' voltage ripple should be retained in an acceptable range. The capacitor voltage fluctuation range is inversely proportional to its capacitance, discharging period and load value. Lower ripple leads to lower power loss and higher efficiency of the capacitor [16, 22]. As shown in Table I, there are two switching states for $+3 \mathrm{~V}_{\text {IN }}$ (or $-3 \mathrm{~V}_{\text {IN }}$ ) which lead to two different modes for $\mathrm{C}_{\mathrm{d} 1}$ and $\mathrm{C}_{\mathrm{u} 1}$. A worse case is considered for maximum discharge time in the capacitance calculations. These intervals are $\mathrm{t}_{4}-\mathrm{t}_{3}$ and $\mathrm{t}_{10-\mathrm{t}_{9}}$ for positive and negative half cycles, respectively in which $\mathrm{C}_{\mathrm{d} 1}$ and $\mathrm{C}_{\mathrm{u} 1}$ are discharged. Similarly, maximum discharging intervals of $\mathrm{C}_{\mathrm{d} 2}$ and $\mathrm{C}_{\mathrm{u} 2}$ are $\mathrm{t}_{5}-\mathrm{t}_{2}$ and $\mathrm{t}_{11}-\mathrm{t}_{8}$, respectively.

Therefore, the maximum discharging value of each capacitor is attained by [16]:

$$
\begin{equation*}
\Delta Q_{C}=\int_{t_{a}}^{t_{b}} I_{\text {Load }} \operatorname{Sin}\left(2 \pi f_{\text {ref }} t\right) d t \tag{2}
\end{equation*}
$$

in which $\left[\mathrm{t}_{\mathrm{a}}, \mathrm{t}_{\mathrm{b}}\right.$ ] is the discharging interval of each capacitor, and $\mathrm{I}_{\text {Load }}$ is the maximum load current. $\mathrm{t}_{2}$ to $\mathrm{t}_{5}$ and $\mathrm{t}_{8}$ to $\mathrm{t}_{11}$ are calculated as follows:

$$
\begin{align*}
& t_{2}=\frac{\sin ^{-1}\left(2 A_{t} / A_{\text {ref }}\right)}{2 \pi f_{\text {ref }}}  \tag{3}\\
& t_{3}=\frac{\sin ^{-1}\left(3 A_{t} / A_{\text {ref }}\right)}{2 \pi f_{\text {ref }}} \tag{4}
\end{align*}
$$



Fig. 4. PD-PWM modulation for the proposed converter
Table II
List of the On-state Switches in Each Level

| Relationship between $\mathrm{V}_{\mathrm{ref}}$ and $\mathrm{V}_{\mathrm{t} 1}$ | On-state switches | Output voltage |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{ref}}>\mathrm{V}_{\mathrm{t} 1}$ | $\mathrm{~S}_{\mathrm{L} 1}-\mathrm{S}_{\mathrm{d} 1}-\mathrm{S}_{\mathrm{d} 2}-\mathrm{S}_{\mathrm{R} 2}$ | $+4 \mathrm{~V}_{\mathrm{IN}}$ |
| $\mathrm{V}_{\mathrm{t} 2}<\mathrm{V}_{\mathrm{ref}}<\mathrm{V}_{\mathrm{t} 1}$ | $\mathrm{~S}_{\mathrm{L} 1}-\mathrm{S}_{\mathrm{u} 1}-\mathrm{S}_{\mathrm{d} 2}-\mathrm{S}_{\mathrm{R} 2}$ | $+3 \mathrm{~V}_{\mathrm{IN}}$ |
|  | $\mathrm{S}_{\mathrm{L} 2}-\mathrm{S}_{\mathrm{d} 1}-\mathrm{S}_{\mathrm{d} 2}-\mathrm{S}_{\mathrm{R} 2}$ |  |
| $\mathrm{~V}_{\mathrm{t} 3}<\mathrm{V}_{\mathrm{ref}}<\mathrm{V}_{\mathrm{t} 2}$ | $\mathrm{~S}_{\mathrm{L} 1}-\mathrm{S}_{\mathrm{d} 1}-\mathrm{S}_{\mathrm{u} 2}-\mathrm{S}_{\mathrm{R} 2}$ | $+2 \mathrm{~V}_{\mathrm{IN}}$ |
|  | $\mathrm{S}_{\mathrm{L} 2}-\mathrm{S}_{\mathrm{u} 1}-\mathrm{S}_{\mathrm{d} 2}-\mathrm{S}_{\mathrm{R} 2}$ |  |
| $\mathrm{~V}_{\mathrm{t} 4}<\mathrm{V}_{\mathrm{ref}}<\mathrm{V}_{\mathrm{t} 3}$ | $\mathrm{~S}_{\mathrm{L} 1}-\mathrm{S}_{\mathrm{u} 1}-\mathrm{S}_{\mathrm{u} 2}-\mathrm{S}_{\mathrm{R} 2}$ | $+1 \mathrm{~V}_{\mathrm{IN}}$ |
|  | $\mathrm{S}_{\mathrm{L} 2}-\mathrm{S}_{\mathrm{d} 1}-\mathrm{S}_{\mathrm{u} 2}-\mathrm{S}_{\mathrm{R} 2}$ |  |
| $\mathrm{~V}_{\mathrm{t} 5}<\mathrm{V}_{\mathrm{ref}}<\mathrm{V}_{\mathrm{t} 4}$ | $\mathrm{~S}_{\mathrm{L} 2}-\mathrm{S}_{\mathrm{u} 1}-\mathrm{S}_{\mathrm{u} 2}-\mathrm{S}_{\mathrm{R} 2}$ | 0 |
|  | $\mathrm{~S}_{\mathrm{L} 1}-\mathrm{S}_{\mathrm{d} 1}-\mathrm{S}_{\mathrm{d} 2}-\mathrm{S}_{\mathrm{R} 1}$ |  |
| $\mathrm{~V}_{\mathrm{t} 6}<\mathrm{V}_{\mathrm{ref}}<\mathrm{V}_{\mathrm{t} 5}$ | $\mathrm{~S}_{\mathrm{L} 2}-\mathrm{S}_{\mathrm{d} 1}-\mathrm{S}_{\mathrm{d} 2}-\mathrm{S}_{\mathrm{R} 1}$ | $-1 \mathrm{~V}_{\mathrm{IN}}$ |
|  | $\mathrm{S}_{\mathrm{L} 1}-\mathrm{S}_{\mathrm{u} 1}-\mathrm{S}_{\mathrm{d} 2}-\mathrm{S}_{\mathrm{R} 1}$ |  |
| $\mathrm{~V}_{\mathrm{t} 7}<\mathrm{V}_{\mathrm{ref}}<\mathrm{V}_{\mathrm{t} 6}$ | $\mathrm{~S}_{\mathrm{L} 2}-\mathrm{S}_{\mathrm{u} 1}-\mathrm{S}_{\mathrm{d} 2}-\mathrm{S}_{\mathrm{R} 1}$ | $-2 \mathrm{~V}_{\mathrm{IN}}$ |
|  | $\mathrm{S}_{\mathrm{L} 1}-\mathrm{S}_{\mathrm{d} 1}-\mathrm{S}_{\mathrm{u} 2}-\mathrm{S}_{\mathrm{R} 1}$ |  |
| $\mathrm{~V}_{\mathrm{t} 8}<\mathrm{V}_{\mathrm{ref}}<\mathrm{V}_{\mathrm{t} 7}$ | $\mathrm{~S}_{\mathrm{L} 2}-\mathrm{S}_{\mathrm{d} 1}-\mathrm{S}_{\mathrm{u} 2}-\mathrm{S}_{\mathrm{R} 1}$ | $-3 \mathrm{~V}_{\mathrm{IN}}$ |
|  | $\mathrm{S}_{\mathrm{L} 1}-\mathrm{S}_{\mathrm{u} 1}-\mathrm{S}_{\mathrm{u} 2}-\mathrm{S}_{\mathrm{R} 1}$ |  |
| $\mathrm{~V}_{\mathrm{ref}}<\mathrm{V}_{\mathrm{t} 8}$ | $\mathrm{~S}_{\mathrm{L} 2}-\mathrm{S}_{\mathrm{u} 1}-\mathrm{S}_{\mathrm{u} 2}-\mathrm{S}_{\mathrm{R} 1}$ | $-4 \mathrm{~V}_{\mathrm{IN}}$ |

$t_{4}=\frac{\pi-\sin ^{-1}\left(3 A_{t} / A_{r e f}\right)}{2 \pi f_{r e f}}$
$t_{5}=\frac{\pi-\sin ^{-1}\left(2 A_{t} / A_{r e f}\right)}{2 \pi f_{r e f}}$
$t_{8}=\pi+t_{2}$
$t_{9}=\pi+t_{3}$
$t_{10}=\pi+t_{4}$

$$
\begin{equation*}
t_{11}=\pi+t_{5} \tag{10}
\end{equation*}
$$

where $f_{\text {ref }}$ and $A_{\text {ref }}$ are the frequency and amplitude of reference waveform, respectively. Therefore, by considering $k$ as the maximum acceptable voltage ripple, the capacitances are obtained based on the following relation:

$$
\begin{equation*}
C \geq \frac{\Delta Q_{C}}{k V_{I N}} \tag{11}
\end{equation*}
$$

## B. Power Loss Analysis in the Proposed 9-Level Converter

In this subsection, the power losses in the proposed 9 -level converter are theoretically calculated. In general, in a switched capacitor converter, three types of power losses are considered, which include:

- Switching losses $\left(\mathrm{P}_{\mathrm{S}}\right)$
- Conduction losses caused by parasitic parameters $\left(\mathrm{P}_{\mathrm{C}}\right)$
- Power losses caused by capacitors voltage ripple $\left(\mathrm{P}_{\mathrm{R}}\right)$

Note that the maximum power losses occur in the output resistive load. Therefore, the calculations are carried out for pure resistive load.

## 1) Switching Losses $\left(P_{S}\right)$

The switching loss of a switch is due to overlap of its voltage $\left(\mathrm{V}_{\mathrm{S}}\right)$ and current $\left(\mathrm{I}_{\mathrm{S}}\right)$ when its state changes. There is a transition time ( $\mathrm{t}_{\mathrm{on}}$ or $\mathrm{t}_{\text {off }}$ ) until the switch is fully turned on or off. During the transition period, both the switch voltage and current are non-zero. The turn-on power loss $\left(\mathrm{P}_{\mathrm{S}, \mathrm{on}}\right)$ and turn-off power loss $\left(\mathrm{P}_{\mathrm{S}, \mathrm{OFF}}\right)$ of the switch S are obtained as follows [23]:

$$
\begin{align*}
& P_{S, O N}=f_{S} \int_{0}^{t_{o n}} v_{S}(t) i_{S}(s) d t= \\
& f_{S} \int_{0}^{t_{o n}}\left(\frac{V_{S}}{t_{o n}} t\right)\left(-\frac{I_{S}^{o n}}{t_{o n}}\left(t-t_{o n}\right)\right) d t=\frac{1}{6} f_{S} V_{S} I_{S}^{o n} t_{o n}  \tag{12}\\
& P_{S, O F F}=f_{S} \int_{0}^{t_{\text {off }}} v_{S}(t) i_{S}(t) d t= \\
& f_{S} \int_{0}^{t_{o f f}}\left(\frac{V_{S}}{t_{\text {off }}} t\right)\left(-\frac{I_{S}^{\text {off }}}{t_{\text {off }}}\left(t-t_{o f f}\right)\right) d t=\frac{1}{6} f_{S} V_{S} I_{S}^{\text {off }} t_{\text {off }} \tag{13}
\end{align*}
$$

in which $\mathrm{f}_{\mathrm{S}}$ is switching frequency, $\mathrm{V}_{\mathrm{S}}$ is the off-state voltage, $\mathrm{I}{ }^{\text {on }}$ is the switch current when the switch becomes fully turned on, and $\mathrm{I}_{S}{ }^{\text {off }}$ is the switch current prior to the turn-off of the switch. Therefore, total switching losses for the proposed 9 level converter can be attained as:

$$
\begin{equation*}
P_{S}=\sum_{j=1}^{N_{\text {switch }}}\left(P_{S j, O N}+P_{S j, O F F}\right) \tag{14}
\end{equation*}
$$

## 2) Conduction Losses $\left(P_{C}\right)$

The conduction losses occur due to parasitic impedances of the circuit components including internal on-state resistance of switches $\left(\mathrm{R}_{\mathrm{ON}}\right)$ and diodes $\left(\mathrm{R}_{\mathrm{D}}\right)$, and equivalent series resistance of capacitors $\left(\mathrm{R}_{\mathrm{ESR}}\right)$ [24]. According to Fig. 3, the equivalent parasitic resistive impedance $\left(\mathrm{R}_{\mathrm{eq}, \mathrm{j}}\right)$ existing in the current path in each output voltage level $\left(\mathrm{V}_{\mathrm{j}}=0, \pm 1 \mathrm{~V}_{\mathrm{IN}}, \pm 2 \mathrm{~V}_{\mathrm{IN}}, \pm 3 \mathrm{~V}_{\mathrm{IN}}\right.$ and $\left.\pm 4 \mathrm{~V}_{\mathrm{IN}}\right)$ is listed in Table III.

Table III

| Output voltage level ( $\mathrm{V}_{\mathrm{j}}$ ) | Equivalent parasitic resistance ( $\mathrm{R}_{\text {eq, } \mathrm{j}}$ ) |
| :---: | :---: |
| 0 | $3 \mathrm{R}_{\mathrm{D}}+\mathrm{R}_{\text {ON }}$ |
| $\pm 1 \mathrm{~V}_{\text {IN }}$ | $2 \mathrm{R}_{\mathrm{D}}+2 \mathrm{R}_{\text {ON }}$ |
| $\pm 2 \mathrm{~V}_{\text {IN }}$ | $\mathrm{R}_{\mathrm{D}}+3 \mathrm{R}_{\text {ON }}+\mathrm{R}_{\text {ESR }}$ |
| $\pm 3 \mathrm{~V}_{\text {IN }}$ | $\mathrm{R}_{\mathrm{D}}+3 \mathrm{R}_{\text {ON }}+\mathrm{R}_{\text {ESR }}$ |
| $\pm 4 \mathrm{~V}_{\text {IN }}$ | $4 \mathrm{R}_{\text {ON }}+2 \mathrm{R}_{\text {ESR }}$ |

According to Fig. 4, while $\left|\mathrm{V}_{\text {ref }}\right|<\mathrm{A}_{\mathrm{t}}$, the output voltage level changes between zero and $+1 \mathrm{~V}_{\mathrm{Dc}}$. In this case, the load current flows through three diodes and one switch (two diodes and two switches) during zero $\left(+1 \mathrm{~V}_{\mathrm{DC}}\right)$ voltage level, as mentioned in Table III. Therefore, the energy loss $\mathrm{E}_{0 \& 1 \mathrm{VIN}}$ occurring in time interval of $0<t<t_{1}$ is [24]:

$$
\begin{align*}
& E_{0 \& V V_{I N}}=\int_{0}^{t_{1}}\left[I_{\text {Load }} \sin \left(2 \pi f_{\text {ref }} t\right)\right]^{2} \times \\
& {\left[\left(2 R_{D}+2 R_{O N}\right) \frac{A_{r e f} \sin \left(2 \pi f_{\text {ref }} t\right)}{A_{t}}\right.}  \tag{15}\\
& \left.+\left(3 R_{D}+R_{O N}\right)\left(1-\frac{A_{\text {ref }} \sin \left(2 \pi f_{\text {ref }} t\right)}{A_{t}}\right)\right] d t \tag{20}
\end{align*}
$$

Similarly, the same energy losses occur during $\mathrm{t}_{6}<\mathrm{t}<\mathrm{t}_{7}$ and $\mathrm{t}_{12}<\mathrm{t}<2 \pi$.

While $A_{t}<\left|V_{\text {ref }}\right|<2 A_{t}$, the output voltage level would be $+1 \mathrm{~V}_{\mathrm{DC}}$ or $+2 \mathrm{~V}_{\mathrm{DC}}$. In each level, the components listed in Table III are involved in the current path. Therefore, the energy loss $\mathrm{E}_{1 \& 2 \text { VIN }}$ during $\mathrm{t}_{1}<\mathrm{t}<\mathrm{t}_{2}$ is calculated as follow:

$$
\begin{align*}
& E_{I \& 2 V_{I N}}=\int_{t_{l}}^{t_{2}}\left[I_{\text {Load }} \sin \left(2 \pi f_{\text {ref }} t\right)\right]^{2} \times \\
& {\left[\left(R_{D}+3 R_{O N}+R_{E S R}\right) \frac{A_{r e f} \sin \left(2 \pi f_{\text {ref }} t\right)-A_{t}}{A_{t}}\right.}  \tag{16}\\
& \left.+\left(2 R_{D}+2 R_{O N}\right)\left(1-\frac{A_{r e f} \sin \left(2 \pi f_{\text {ref }} t\right)-A_{t}}{A_{t}}\right)\right] d t \tag{23}
\end{align*}
$$

The same losses occur during $\mathrm{t}_{5}<\mathrm{t}<\mathrm{t}_{6}, \mathrm{t}_{7}<\mathrm{t}<\mathrm{t}_{8}$ and $\mathrm{t}_{11}<\mathrm{t}<\mathrm{t}_{12}$. The same analysis can be carried out for the energy loss between $\mathrm{t}_{2}<\mathrm{t}<\mathrm{t}_{3}\left(\mathrm{t}_{3}<\mathrm{t}<\mathrm{t}_{4}\right)$ when the output voltage level changes between $+2 \mathrm{~V}_{\mathrm{DC}}$ and $+3 \mathrm{~V}_{\mathrm{DC}}\left(+3 \mathrm{~V}_{\mathrm{DC}}\right.$ and $\left.+4 \mathrm{~V}_{\mathrm{DC}}\right)$ :

$$
\begin{align*}
& E_{2 \& 3 V_{I N}}=\int_{t_{2}}^{t_{3}}\left[I_{\text {Load }} \sin \left(2 \pi f_{\text {ref }} t\right)\right]^{2} \times \\
& {\left[\left(R_{D}+3 R_{\text {ON }}+R_{E S R}\right) \frac{A_{\text {ref }} \sin \left(2 \pi f_{\text {ref }} t\right)-2 A_{t}}{A_{t}}\right.}  \tag{17}\\
& \left.+\left(R_{D}+3 R_{\text {ON }}+R_{E S R}\right)\left(1-\frac{A_{\text {ref }} \sin \left(2 \pi f_{\text {ref }} t\right)-2 A_{t}}{A_{t}}\right)\right] d t
\end{align*}
$$

$$
\begin{align*}
& E_{3 \& 4 V_{I N}}=\int_{t_{3}}^{t_{4}}\left[I_{\text {Load }} \sin \left(2 \pi f_{\text {ref }} t\right)\right]^{2} \times \\
& {\left[\left(4 R_{O N}+2 R_{E S R}\right) \frac{A_{\text {ref }} \sin \left(2 \pi f_{\text {ref }} t\right)-3 A_{t}}{A_{t}}\right.}  \tag{18}\\
& \left.+\left(R_{D}+3 R_{O N}+R_{E S R}\right)\left(1-\frac{A_{\text {ref }} \sin \left(2 \pi f_{\text {ref }} t\right)-3 A_{t}}{A_{t}}\right)\right] d t
\end{align*}
$$

Therefore, the total conduction losses for the proposed 9level converter can be calculated as:

$$
\begin{equation*}
P_{C}=\left(4 E_{0 \&<V_{I N}}+4 E_{1 \& 2 V_{I N}}+4 E_{2 \& 3 V_{I N}}+2 E_{3 \& 4 V_{I N}}\right) \times f_{r e f} \tag{19}
\end{equation*}
$$

## 3) Power Losses Caused by Capacitors' Voltage Ripple $\left(P_{R}\right)$

In a switched-capacitor converter, the potential difference between the input power supply $\left(\mathrm{V}_{\mathrm{IN}}\right)$ and capacitor $\left(\mathrm{V}_{\mathrm{C}}\right)$ during charging intervals leads to $\mathrm{P}_{\mathrm{R}}$ losses. The voltage ripple across each capacitor ( $\Delta \mathrm{V}_{\text {ripple }}$ ) can be stated as follow [16]:

$$
\Delta V_{\text {ripple }, C}=\frac{1}{C} \int_{t_{c}}^{t_{d}} i_{C}(t) d t
$$

where $i_{C}(t)$ and $\left[t_{c}, t_{d}\right]$ interval are the current and discharging period of the capacitor, respectively. For the proposed 9 -level converter $\left[\mathrm{t}_{4}, \mathrm{t}_{3}\right],\left[\mathrm{t}_{10}, \mathrm{t}_{9}\right],\left[\mathrm{t}_{5}-\mathrm{t}_{2}\right],\left[\mathrm{t}_{11}, \mathrm{t}_{8}\right]$ are the maximum discharging intervals of $\mathrm{C}_{\mathrm{d} 1}, \mathrm{C}_{\mathrm{u} 1}, \mathrm{C}_{\mathrm{d} 2}$, and $\mathrm{C}_{\mathrm{u} 2}$, respectively. Therefore, the power losses caused by the capacitors' voltage ripple $\left(\mathrm{P}_{\mathrm{R}}\right)$ is calculated as follow [25]:

$$
\begin{equation*}
P_{R}=f_{\text {ref }} / 2\left(\sum_{i=1}^{2} C_{d i} \Delta V_{\text {ripple,Cdi }}^{2}+\sum_{j=1}^{2} C_{u j} \Delta V_{\text {ripple,Cuj }}^{2}\right) \tag{21}
\end{equation*}
$$

Ultimately, considering (14), (19), and (21), the power losses and total efficiency of the proposed 9-level converter are calculated with (22) and (23), respectively:

$$
\begin{aligned}
& P_{\text {Loss }}=P_{S}+P_{C}+P_{R} \\
& \eta=\frac{P_{\text {out }}}{P_{\text {in }}}=\frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {Loss }}}
\end{aligned}
$$

in which $P_{\text {in }}$ and $P_{\text {out }}$ are the converter input and output power, respectively.
The aforementioned losses are obtained numerically at different output power as depicted in Fig. 5a. In this figure, the switching losses ( $\mathrm{P}_{\mathrm{S}}$ ) are multiplied by 10 to be observable. It can be seen that the conduction losses $\left(\mathrm{P}_{\mathrm{C}}\right)$ dominate the total losses. It should be noted that $\mathrm{R}_{\mathrm{ON}}, \mathrm{R}_{\mathrm{D}}, \mathrm{R}_{\mathrm{ESR}}, \mathrm{t}_{\mathrm{on}}, \mathrm{t}_{\text {off }}, \mathrm{f}_{\mathrm{t}}$ and $\Delta \mathrm{V}_{\text {ripple }}$ are considered $0.27 \Omega, 0.05 \Omega, 0.03 \Omega, 58 \mathrm{~ns}, 58 \mathrm{~ns}, 4$ KHz and $5 \%$ respectively for the loss calculations. The theoretical efficiency of the proposed 9-level converter is also brought in Fig. 5b. As it can be seen, the converter efficiency is above $94 \%$ over a wide range of output power (up to 2.5 KW ).


Fig. 5. (a) Power loss distribution, (b) theoretical efficiency at different output power

## C. Thermal Analysis

The semiconductors losses act as a source of heat which leads to increasing the semiconductors' junction temperature. This influences the efficiency and lifetime of the converter [26]. For safety reasons, the junction temperature should be always under a maximum value, which is specified by the manufacturer [27]. The thermal equivalent block diagram of a single power switch and diode are indicated in Fig. 6a, in which the thermal impedance from junction to case $\mathrm{Z}_{\mathrm{th}(\mathrm{j}-\mathrm{c})}$ is modeled as a four layers foster RC network (Fig. 6b) [28, 29].


Fig. 6. (a) Thermal model of the semiconductors (b) foster model of the thermal impedance from junction to case

In these figures $\mathrm{Z}_{\mathrm{th}(\mathrm{j}-\mathrm{c})}, \mathrm{Z}_{\mathrm{th}(\mathrm{c}-\mathrm{h})}$, and $\mathrm{Z}_{\mathrm{th}(\mathrm{h}-\mathrm{a})}$ are the thermal impedance from junction to case, case to heat sink and heat sink to ambient, respectively. The thermal parameters can be obtained from the manufacturer datasheets. Also $T_{j}, T_{C}, T_{H}$ and $\mathrm{T}_{\mathrm{A}}$ are the semiconductor junction, case, heat sink and ambient temperatures, respectively. Based on the semiconductors losses and the thermal model, the junction temperature of the converter semiconductors can be estimated by Matlab [30-32]. Herein, the 2MBI 50F-060 IGBT module manufactured by Fuji Electric is selected for the thermal analysis. It should be noted that the ambient temperature is set to $40{ }^{\circ} \mathrm{C}$ and considered constant during the converter operation.

Figs. $7 \mathrm{a} \& 7 \mathrm{~b}$ show the estimated junction temperatures of the semiconductors in the proposed 9-level converter at 2.5 KW and 10 KW output power, respectively. As it can be seen from the figures, $\mathrm{S}_{\mathrm{d} 1}$ and $\mathrm{D}_{\mathrm{d} 1}$ have the highest junction temperatures compared to the other semiconductors. The same results are valid for the upper semiconductors (i.e. $\mathrm{S}_{\mathrm{u} 1 \& 2}, \mathrm{D}_{\mathrm{u} 1 \& 2}, \mathrm{~S}_{\mathrm{L} 1}$ and $\mathrm{S}_{\mathrm{R} 1}$ ); because they are switched complementary to the lower semiconductors (see Table I).


Fig. 7. Estimated junction temperature at (a) 2.5 KW output power, (b) 10 KW output power

## IV. Comparison With Existing Topologies

To better illustrate the benefits of the proposed step-up converter, a comparative study is carried out between the proposed circuit and other well-known single source topologies in terms of number of semiconductors, number of capacitors, and devices voltage rating for $(2 n+1)$ levels or $n$-steps (see Table IV and Fig. 8).

According to Figs. 8a \& 8b, to produce a definite number of levels, the proposed converter has the least number of active switches, drivers and capacitors among other topologies. This merits reduce size, cost, and complexity of the system. According to Fig. 8c, the TSV comparison of different topologies shows that the proposed circuit has the lowest TSV value due to not applying end side H -bridge. Using an H -bridge converter in [16], [17], [18] topologies for producing a bipolar voltage is considered as a disadvantage, since four H -bridge switches should withstand voltage stresses equal to maximum output voltage. This feature can limit medium/high voltage applications of these converters.

Table IV
Comparison of the Proposed Circuit With [16], [17], [18], [20] FOR A

| Comparing item | $[16]$ <br> $(2012)$ | $[17]$ <br> $(2014)$ | $[18]$ <br> $(2016)$ | $[20]$ <br> $(2018)$ | Proposed |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Num. of active <br> switches (or drivers) | $3 \mathrm{n}+1$ | $\mathrm{n}+4$ | $3 \mathrm{n}+1$ | $5 \mathrm{n}-1$ | $2 \log _{2}{ }^{2 \mathrm{n}}+2$ |
| Num. of diodes | 0 | $2 \mathrm{n}-2$ | 0 | $\mathrm{n}-1$ | $2 \log _{2}{ }^{2 \mathrm{n}}-2$ |
| Num. of capacitors | $\mathrm{n}-1$ | $\mathrm{n}-1$ | $\mathrm{n}-1$ | $\mathrm{n}-1$ | $2 \log _{2}{ }^{2 \mathrm{n}}-2$ |
| H-bridge voltage <br> stress | $\mathrm{n} \times \mathrm{V}_{\mathrm{IN}}$ | $\mathrm{n} \times \mathrm{V}_{\mathrm{IN}}$ | $\mathrm{n} \times \mathrm{V}_{\text {IN }}$ | No need | No need |
| TSV $\left(\times \mathrm{V}_{\text {IN }}\right)$ | $7 \mathrm{n}-3$ | $\mathrm{n}^{2}+4 \mathrm{n}$ | $0.5 \mathrm{n}^{2}+5 \mathrm{n}$ | $5 \mathrm{n}-1$ | 4 n |



Fig. 8. Comparison of the parameters in terms of number of levels, (a) number of active switches (or drivers), (b) number of capacitors, (c) TSV

## V. Simulation and Experimental Verification

## A. Simulation Results

For investigating the performance of the proposed single source converter, simulation results are carried out for a 9-level converter using MatLab. Simulation parameters of the system are listed in Table V. Fig. 9 shows the output voltage and
current waveforms under resistive and resistive-inductive loads. The output current is smooth at inductive load due to the filter inductance. Harmonics spectrum in Fig. 9c shows that total harmonic distortion (THD) of the output voltage is 11.83 $\%$ 。

Table V
THE PROPOSED 9-LEVEL CONVERTER PARAMETERS IN MATLAB

| Parameter | Name | Value |
| :---: | :---: | :---: |
|  | Forward voltage drop of diodes $\left(\mathrm{V}_{\mathrm{F}}\right)$ | 0.3 V |
|  | Internal resistance of diodes $\left(\mathrm{R}_{\mathrm{D}}\right)$ | $5 \mathrm{~m} \Omega$ |
|  | On-state resistances of switches $\left(\mathrm{R}_{\mathrm{ON}}\right)$ | $6 \mathrm{~m} \Omega$ |
|  | Capacitances (C) | $\mathrm{C}_{\mathrm{u} 1 \& \mathrm{dd} 1}=2300 \mu \mathrm{~F}$ |
|  |  | $\mathrm{C}_{\mathrm{u} 2 \& 2}=4700 \mu \mathrm{~F}$ |
|  | Input DC source $\left(\mathrm{V}_{\mathrm{IN}}\right)$ | 70 V |
| Circuit | Boost ratio $(\mathrm{n})$ | 4 |
| parameters | Output frequency $\left(\mathrm{f}_{\mathrm{o}}\right)$ | 50 Hz |
|  | Switching frequency $\left(\mathrm{f}_{\mathrm{t}}\right)$ | 4 KHz |
|  | Load $\left(\mathrm{Z}_{\mathrm{L}}\right)$ | $50 \Omega \& 100 \mathrm{mH}$ |


(a)

(b)

(c)

Fig. 9. Simulation results, (a) resistive load $\left(\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$, (b) resistive-inductive load $\left(\mathrm{Z}_{\mathrm{L}}=50 \Omega+100 \mathrm{mH}\right)$, (c) harmonics spectrum

The voltage waveforms of the circuit capacitors are shown in Fig. 10. The $C_{u 1}$ and $C_{d 1}$ voltages oscillate between 67.6 to 69.6 volts. Also, the voltage of $\mathrm{C}_{\mathrm{u} 2}$ and $\mathrm{C}_{\mathrm{d} 2}$ varies between 135 to 139.1 volts. Thereby, the capacitors' voltages are changed in an acceptable range without any external balancing circuit or complicated controlling algorithm.


Fig. 10. The capacitors' voltages
The proposed converter is also simulated under sudden change in the load to further validate the good performance of the proposed topology in transition conditions. For this aim, following scenarios (with different power factors) are considered and the results are shown in Fig. 11. As it can be seen from Fig. 11a, the converter capacitors track their reference voltages (neglecting voltage drops in the paths) under sudden load change conditions. It should be noted that the converter input voltage is considered equal to 70 V in both scenarios.

- First scenario: the converter load changes between $\mathrm{Z}_{\mathrm{L} 1}=56 \Omega$ and $\mathrm{Z}_{\mathrm{L} 2}=\mathrm{Z}_{\mathrm{L} 1} \| 100 \Omega+100 \mathrm{mH}$ frequently (Fig. 11b).
- Second scenario: the converter load changes between $\mathrm{Z}_{\mathrm{L} 1}=50$ $\Omega+100 \mathrm{mH}$ and $\mathrm{Z}_{\mathrm{L} 2}=\mathrm{Z}_{\mathrm{L} 1}| | 75 \Omega+100 \mathrm{mH}$ frequently (Fig. 11c).


(c)

Fig. 11. The simulation results under sudden change in the load (a) the capacitors' voltages (b) first scenario (c) second scenario

Fig. 12 shows the simulation results of the proposed topology under a diode rectifier bridge which has a capacitor ( $\mathrm{C}_{\text {rec }}=1.2$ $\mathrm{mF})$ and a resistor $\left(\mathrm{R}_{\mathrm{rec}}=335 \Omega\right)$ in parallel on its output. This figure confirms the good performance of the proposed converter under harmonic load conditions.


Fig. 12. The simulation results of the (a) capacitors' voltage (b) inverter output voltage and current (c) output voltage and current of the diode-rectifier bridge with $\mathrm{R}-\mathrm{C}$ load $\left(\mathrm{R}_{\mathrm{rec}}=335 \Omega, \mathrm{C}_{\mathrm{rec}}=1.2 \mathrm{mF}\right)$

## B. Experimental Results

The proposed 9-level converter is also tested experimentally in order to evaluate its performance. The specifications of the prototype are listed in Table VI. In the practical tests, DSP TMS320F28335 processor generates the switches fire pulses. In order to produce ON and OFF pulses for all switches, diagram of Fig. 13a is applied in which the output pulses of the microcontroller are amplified by buffers. The isolation of the power and control sections of the circuit is performed by Optocoupler-driver (HCPL-3120). Ultimately, HCPLs output pulses are exerted between gate and emitter bases of each switch. The laboratory prototype of the proposed converter is shown in Fig. 13b.

TABLE VI
The Specifications of The Proposed Converter

| Input DC source $\left(\mathrm{V}_{\mathrm{IN}}\right)$ | 70 V |
| :---: | :---: |
| Boost ratio $(\mathrm{n})$ | 4 |
| Output power $\left(\mathrm{P}_{\text {out }}\right)$ | 1 KW |
| Output frequency $\left(\mathrm{f}_{\mathrm{o}}\right)$ | 50 Hz |
| Switching frequency $\left(\mathrm{f}_{\mathrm{t}}\right)$ | 4 KHz |
| Main switches (MOSFET) | IRFP460 |
| Diodes | RHRP15120 |
| Optocoupler-driver | HCPL-3120 |
| Capacitance | $\mathrm{C}_{\mathrm{u} 1}=\mathrm{C}_{\mathrm{d} 1}=2300 \mu \mathrm{~F}$ |
| $\mathrm{C}_{\mathrm{u} 2}=\mathrm{C}_{\mathrm{d} 2}=4700 \mu \mathrm{~F}$ |  |
| Main control chip | DSP TMS320F28335 |
| Voltage probe | PINTEK DP-50 |
| Current probe | FLUKE 80i-110s AC/DC |



Fig. 13. (a) Switching schematic of MOSFETs, (b) experimental setup
Figs. 14a \& 14b show the output performance of the proposed converter in 50 Hz fundamental frequency under resistive and resistive-inductive loads, respectively. Each voltage step is 70 V and the maximum output voltage is 280 V . Note that a power supply with 70 V magnitude is used to obtain this maximum voltage level. This voltage boosting capability is an important advantage of the proposed circuit. The capacitors' voltages are shown in Fig. 15 which demonstrate the selfbalancing potentiality of the proposed circuit.


Fig. 14. Experimental waveforms, (a) resistive load $\left(\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$ (b) resistiveinductive load $\left(\mathrm{Z}_{\mathrm{L}}=50 \Omega+100 \mathrm{mH}\right)$


Fig. 15. Capacitors' voltages in the experimental test
Peak inverse voltage (PIV) of each switch in the proposed circuit is shown in Fig. 16. The $\mathrm{S}_{\mathrm{L} 1}, \mathrm{~S}_{\mathrm{L} 2}, \mathrm{~S}_{\mathrm{u} 1}$, and $\mathrm{S}_{\mathrm{d} 1}$ switches withstand maximum voltages equal to the input source magnitude. $\mathrm{S}_{\mathrm{u} 2}$ and $\mathrm{S}_{\mathrm{d} 2}$ must tolerate voltage stresses twice the input source magnitude. $\mathrm{S}_{\mathrm{R} 1}$ and $\mathrm{S}_{\mathrm{R} 2}$ must tolerate the maximum output voltage. Thereby, the number of switches with PIV equal to the maximum output voltage has reduced from four (in converters with the end side H -bridge) to two.

Fig. 17 shows the experimental results of the proposed converter under sudden load change conditions (mentioned scenarios in section V.A). The experimental results of the proposed converter under a non-linear load (diode rectifier bridge with a parallel R-C load) are also brought in Fig. 18. These experimental results fully demonstrate excellent self-
voltage balancing capability of the proposed circuit under different conditions and verify the feasibility and effectiveness of the proposed 9-level single source converter as an alternative for traditional/up to date multilevel converter topologies which are suitable for renewable and sustainable energy applications with low input DC sources.


Fig. 16. Experimental results for the switches' voltage waveforms in the proposed circuit



Fig. 17. The experimental results under sudden change in the load (a) the capacitors' voltage (b) first scenario (c) second scenario

The overall efficiency of the proposed 9-level converter is investigated experimentally with different loadings as depicted in Fig. 19. For this aim, DW-6090 Power Analyzer by Lutron Electronics Company has been used. As it can be seen, the lower efficiencies have been recorded with increasing the output power. These high efficiency values are occurred as a result for the few involved components in the current flow paths. The measured efficiencies are in good agreement with theoretical ones.


Fig. 18. The experimental results of the capacitors' voltage, output voltage and current under a diode-rectifier bridge with $\mathrm{R}-\mathrm{C}$ load $\left(\mathrm{R}_{\mathrm{rec}}=335 \Omega, \mathrm{C}_{\mathrm{rec}}=1.2 \mathrm{mF}\right)$


Fig. 19. Experimental converter efficiency
Finally, the proposed converter is compared with other state-of-the-art topologies in terms of the efficiency in Table VII. The data listed in the table demonstrates that the proposed topology has higher efficiency in comparison with the others.

Table VII
Comparative Study of the Multilevel Topologies in Terms of the Efficiency

| Topologies | $\mathrm{I}_{\text {Load }}(\mathrm{A})$ | $\mathrm{P}_{\text {out }}(\mathrm{W})$ | Efficiency (\%) |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Theoretical | Experimental |
| Proposed | 1.78 | 250 | 98.18 | 95.9 |
|  | 3.57 | 500 | 97.71 | 95.3 |
|  | 5.53 | 750 | 97.26 | 93.8 |
|  | 7.14 | 1000 | 96.81 | 92.75 |
| $[16]$ | 0.5 | 5.8 | 85.9 | 84.9 |
| $[17]$ | 3.1 | 247.5 | Not mentioned | 89.2 |
| $[18]$ | 2 | 1000 | 90 | 87.5 |
| $[20]$ | 1.9 | 182.4 | 91.7 | 88.93 |
| [33]{} | 1.29 | 250 | 93.8 | Not mentioned |
|  | 5.15 | 1000 | 90.2 |  |
| $[34]$ | 3.7 | 219 | 95.23 |  |

## VI. Conclusion

In this work a novel step-up single source multilevel inverter has been presented for renewable and sustainable energy applications. Voltage boosting without inductors and transformers, and also generating a bipolar output voltage with no need to end side H -bridge are the most important benefits of this topology. The capacitors charging are carried out in a selfbalancing form. Thereby, the proposed inverter does not require additional balancing circuits or complicated modulations. Comparative investigations with other recently-presented topologies indicate that the proposed inverter can reduce the number of circuit elements and the TSV value, which result in cost reduction of the system. The applied modulation strategy, thermal analysis, capacitances and power losses calculations have been presented in details for the proposed circuit. The theoretical and experimental efficiencies have shown that the inverter efficiency is above $92 \%$ up to output power of 1 KW . The 9 -level output voltage THD has obtained $11.83 \%$. Finally, the appropriate performance of the proposed topology under different conditions (such as sudden change in the load and harmonic load) has been verified by simulation and experimental results on a 9-level prototype.

## References

[1] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Industrial Electronics Magazine, vol. 2, pp. 28-39, 2008.
[2] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. Kumar Sahu, and S. Jain, "Multilevel Inverter Topologies With Reduced Device Count: A Review," IEEE Trans. Power Electron., vol. 31, pp. 135-151, 2016.
[3] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-Up DC-DC Converters: A Comprehensive Review of Voltage Boosting Techniques, Topologies, and Applications," IEEE Trans. Power Electron., vol. 32, pp. 9143-9178, 2017.
[4] R. H. Baker, and L. H. Bannister "Electric power converter" U. S. Patent 3867 643, 1975.
[5] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A Survey on Cascaded Multilevel Inverters," IEEE Trans. Ind. Electron., vol. 57, pp. 2197-2206, 2010.
[6] A. K. Sadigh, V. Dargahi, and K. A. Corzine, "New Multilevel Converter Based on Cascade Connection of Double Flying Capacitor Multicell Converters and Its Improved Modulation Technique," IEEE Trans. Power Electron., vol. 30, pp. 6568-6580, 2015.
[7] B. Axelrod, Y. Berkovich, and A. Ioinovici, "A cascade boost-switched-capacitor-converter-two level inverter with an optimized multilevel output waveform," IEEE Trans. Circuits and Systems., vol. 52, pp. 27632770, 2005.
[8] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A Survey on Neutral-Point-Clamped Inverters," IEEE Trans. Ind. Electron., vol. 57, pp. 2219-2230, 2010.
[9] H. Jing and K. A. Corzine, "Extended operation of flying capacitor multilevel inverters," IEEE Trans. Power Electron., vol. 21, pp. 140-147, 2006.
[10] M. Narimani, B. Wu, and N. R. Zargari, "A Novel Five-Level Voltage Source Inverter With Sinusoidal Pulse Width Modulator for MediumVoltage Applications," IEEE Trans. Power Electron., vol. 31, pp. 19591967, 2016.
[11] X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du, and Z. Lu, "A Single DC Source Cascaded Seven-Level Inverter Integrating Switched Capacitor Techniques," IEEE Trans. Ind. Electron., vol. 63, pp. 7184-7194, 2016.
[12] K.-C. Tseng, C.-C. Huang, and W.-Y. Shih, "A high step-up converter with a voltage multiplier module for a photovoltaic system," IEEE Trans. Power Electron., vol. 28, pp. 3047-3057, 2013.
[13] L. He and C. Cheng, "A Flying-Capacitor-Clamped Five-Level Inverter Based on Bridge Modular Switched-Capacitor Topology," IEEE Trans. Ind. Electron., vol. 63, pp. 7814-7822, 2016.
[14] Y. Hu, Y. Xie, D. Fu, and L. Cheng, "A New Single-Phase $\pi$-Type 5Level Inverter Using 3-Terminal Switch-Network," IEEE Trans. Ind. Electron., vol. 63, pp. 7165-7174, 2016.
[15] A. Ioinovici, "Switched-capacitor power electronics circuits," IEEE Circuits and Systems Magazine, vol. 1, pp. 37-42, 2001.
[16] Y. Hinago and H. Koizumi, "A Switched-Capacitor Inverter Using Series/Parallel Conversion With Inductive Load," IEEE Trans. Ind. Electron., vol. 59, pp. 878-887, 2012.
[17] Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, "A Step-Up SwitchedCapacitor Multilevel Inverter With Self-Voltage Balancing," IEEE Trans. Ind. Electron., vol. 61, pp. 6672-6680, 2014.
[18] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiry, N. Vosoughi, and L. Chang, "Generalized Structure for a Single Phase Switched-Capacitor Multilevel Inverter Using a New Multiple DC Link Producer With Reduced Number of Switches," IEEE Trans. Power Electron., vol. 31, pp. 5604-5617, 2016.
$[19]$ B. Ju Won, Y. Dong-Wook, and K. Heung-Geun, "High-voltage switch using series-connected IGBTs with simple auxiliary circuit," IEEE Trans. Ind. Appl., vol. 37, pp. 1832-1839, 2001
[20] A. Taghvaie, J. Adabi, and M. Rezanejad, "A Self-balanced Step-up Multilevel Inverter based on Switched-Capacitor Structure," IEEE Trans. Power Electron., vol. 33, pp. 199-209, 2018.
[21] C. H. Hsieh, T. J. Liang, S. M. Chen, and S. W. Tsai, "Design and Implementation of a Novel Multilevel DC-AC Inverter," IEEE Trans. Ind. Appl., vol. 52, pp. 2436-2443, 2016.
[22] J. Liu, K. W. E. Cheng, and Y. Ye, "A Cascaded Multilevel Inverter Based on Switched-Capacitor for High-Frequency AC Power Distribution System," IEEE Trans. Power Electron., vol. 29, pp. 42194230, 2014
[23] A. Ioinovici, "Power Electronics and Energy Conversion Systems," John Wiley \& Sons, first edition, 2013.
[24] A. Tsunoda, Y. Hinago, and H. Koizumi, "Level- and Phase-Shifted PWM for Seven-Level Switched-Capacitor Inverter Using Series/Parallel Conversion," IEEE Trans. Ind. Electron., vol. 61, pp. 4011-4021, 2014.
[25] E. Babaei and S. S. Gowgani, "Hybrid Multilevel Inverter Using Switched Capacitor Units," IEEE Trans. Ind. Electron., vol. 61, pp. 4614-4621, 2014.
[26] F. Hahn, M. Andresen, G. Buticchi, and M. Liserre, "Thermal analysis and balancing for modular multilevel converters in HVDC applications," IEEE Trans. Power Electron., vol. 33, pp. 1985-1996, 2018.
[27] M. E. Adabi and J. A. Martinez-Velasco, "MMC-based solid-state transformer model including semiconductor losses," Electrical Engineering, pp. 1-18, 2017.
[28] K. Ma, F. Blaabjerg, and M. Liserre, "Thermal analysis of multilevel grid-side converters for $10-\mathrm{MW}$ wind turbines under low-voltage ride through," IEEE Trans. Ind. Appl., vol. 49, pp. 909-921, 2013.
[29] M. ABB Application Note: Applying IGBTs.
[30] A. Rajapakse, A. Gole, and P. Wilson, "Electromagnetic transients simulation models for accurate representation of switching losses and thermal performance in power electronic systems," IEEE Trans. Power Delivery., vol. 20, pp. 319-327, 2005.
[31] http://in.mathworks.com/matlabcentral/fileexchange/35980-loss, calculation-in-a-buck-converter-using simpowersystems-and- simscape.
[32] F. Ertürk and A. M. Hava, "A detailed power loss analysis of modular multilevel converter," 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 1658-1665, 2015
[33] X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du, and Z. Lu, "A Single DC Source Cascaded Seven-Level Inverter Integrating Switched Capacitor Techniques," IEEE Trans. Ind. Electron., vol. 63, pp. 7184-7194, 2016.
[34] J. Liu, J. Wu, J. Zeng, and H. Guo, "A Novel Nine-Level Inverter Employing One Voltage Source and Reduced Components as HighFrequency AC Power Source," IEEE Trans. Power Electron., vol. 32, pp. 2939-2947, 2017.


Meysam Saeedian was born in 1991. He received the B.Sc. and M.Sc. degrees in Electrical Engineering in 2014 and 2017, respectively. He is currently working toward the Ph.D. degree in the Department of Electrical Engineering and Automation (EEA) at Aalto University, Espoo, Finland. His research interests include design of power electronic converters, applications of power electronics in renewable energy systems, and flexible AC transmission system devices.

M. Ebrahim Adabi was born in 1985. He received the B.Sc. and M.Sc. degrees in Electrical Engineering in 2008 and 2011, and the Ph.D. degree in Electrical Engineering from Universitat Politecnica de Catalunya (UPC), Barcelona, Spain in 2018. His research interests include design and modeling of power electronic converters for renewable energy applications, and modular multilevel converters.


Seyyed Mehdi Hosseini was born in Sari, Iran, on September 18, 1978. He received the B.Sc. and M.Sc. degrees in Electrical Engineering in 2000 and 2002 and the Ph.D. degree in Electrical Engineering from Iran University of Science \& Technology (IUST) in 2009. Presently, he is assistant professor at Electrical Engineering Department of Babol Noshirvani University of Technology, Babol, Iran.


Jafar Adabi was born in 1981. He received his BEng and MEng degrees from Mazandaran University, Babol, Iran, in 2004 and 2006, respectively. He finished his PhD degree in the School of Engineering Systems at the Queensland University of Technology, Brisbane, Queensland, Australia at 2010. Currently, he is an associate professor at Babol Noshirvani University of Technology, Babol, Iran. His research interests are the optimal design and high frequency modelling of power electronics and motor drive systems for EMI analysis.


Edris Pouresmaeil (M'14-SM'17) received the Ph.D. degree in Electrical Engineering from Technical University of Catalonia (UPC-Barcelona Tech), Barcelona, Spain, in 2012. After his Ph.D., he joined the University of Waterloo, Waterloo, Canada as a Post-Doctoral Research Fellow and then joined the University of Southern Denmark (SDU), Odense, Denmark, as an Associate Professor. He is currently an Associate Professor with the Department of Electrical Engineering and Automation (EEA) at Aalto University, Espoo, Finland. His main research activities focus on the application of power electronics in power and energy sectors.


[^0]:    Manuscript received October 30, 2017; revised January 17, 2018 and March 29, 2018; accepted June 7, 2018.

    Meysam Saeedian and Edris Pouresmaeil are with the Department of Electrical Engineering and Automation (EEA) at Aalto University, Espoo, Finland (e-mail: saeedian.meysam@gmail.com, edris.pouresmaeil@aalto.fi).

[^1]:    M. Ebrahim Adabi is with Universitat Politecnica de Catalunya, Department of Electrical Engineering, Barcelona, Spain (Email: ebrahimadabi@gmail.com).

    Seyyed Mehdi Hosseini and Jafar Adabi are with Babol Noshirvani University of Technology, Department of Electrical and Computer Engineering, Babol, Iran (Email: mehdi.hosseini@nit.ac.ir, j.adabi@nit.ac.ir).

