

A Review of GaN on SiC High Electron-Mobility Power Transistors and MMICs

Raymond S. Pengelly, *Fellow, IEEE*, Simon M. Wood, *Member, IEEE*, James W. Milligan, *Member, IEEE*, Scott T. Sheppard, *Member, IEEE*, and William L. Pribble, *Member, IEEE*

(Invited Paper)

Abstract—Gallium-nitride power transistor (GaN HEMT) and integrated circuit technologies have matured dramatically over the last few years, and many hundreds of thousands of devices have been manufactured and fielded in applications ranging from pulsed radars and counter-IED jammers to CATV modules and fourth-generation infrastructure base-stations. GaN HEMT devices, exhibiting high power densities coupled with high breakdown voltages, have opened up the possibilities for highly efficient power amplifiers (PAs) exploiting the principles of waveform engineered designs. This paper summarizes the unique advantages of GaN HEMTs compared to other power transistor technologies, with examples of where such features have been exploited. Since RF power densities of GaN HEMTs are many times higher than other technologies, much attention has also been given to thermal management—examples of both commercial “off-the-shelf” packaging as well as custom heat-sinks are described. The very desirable feature of having accurate large-signal models for both discrete transistors and monolithic microwave integrated circuit foundry are emphasized with a number of circuit design examples. GaN HEMT technology has been a major enabler for both very broadband high-PAs and very high-efficiency designs. This paper describes examples of broadband amplifiers, as well as several of the main areas of high-efficiency amplifier design—notably Class-D, Class-E, Class-F, and Class-J approaches, Doherty PAs, envelope-tracking techniques, and Chireix outphasing.

Index Terms—Broadband, gallium nitride (GaN), high efficiency, monolithic microwave integrated circuit (MMIC), power amplifier (PAs), power transistor, silicon carbide.

I. INTRODUCTION

WIDE-BANDGAP semiconductor technology for high-power microwave devices has matured rapidly over the last several years as evidenced by the fact that AlGaIn/GaN HEMTs have been available as commercial-off-the-shelf (COTS) devices since 2005. The material properties of GaN compared to competing materials are presented in Table I. AlGaIn/GaN HEMTs possess high breakdown voltage, which allows large drain voltages to be used, leading to high output impedance per watt of RF power, resulting in easier matching and lower loss matching circuits. The high

Manuscript received September 19, 2011; revised January 12, 2012; accepted January 23, 2012. Date of publication February 23, 2012; date of current version May 25, 2012.

The authors are with Cree Inc., Durham, NC 27709 USA (e-mail: ray_pengelly@cree.com).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TMTT.2012.2187535

TABLE I
MATERIAL PROPERTIES OF MICROWAVE SEMICONDUCTORS [1]

Material	Mobility, μ , cm ² /V.s	Dielectric Constant, ϵ	Bandgap, Eg, eV	Break down field, Eb 10 ⁶ V/cm	BFOM Ratio	Tmax, °C
Si	1300	11.9	1.12	0.3	1.0	300
GaAs	5000	12.5	1.42	0.4	9.6	300
4H-SiC	260	10	3.2	3.5	3.1	600
GaN	1500	9.5	3.4	2	24.6	700

BFOM is Baliga's figure of merit for power transistor performance ($\mu \cdot \epsilon \cdot E_g^3$)

TABLE II
IMPACT OF GaN ON PA CONCEPTS

Concept	Silicon	GaN on SiC
Class E/F/J	Low f_r , moderate breakdown voltage	High f_r , high breakdown voltage
Doherty	Low off-state impedance, high output capacitance	High off-state impedance, low output capacitance
LINC	Large non-linear output capacitance	Small non-linear output capacitance
EER/ET	Poor amplitude to phase modulation conversion, moderate bandwidth	Good amplitude to phase modulation conversion, large bandwidth
Digital Pre-Distortion	High thermal time constant, moderate bandwidth	Low thermal time constant, large bandwidth

sheet charge leads to large current densities and transistor area can be reduced resulting in high watts per millimeter of gate periphery. The high saturated drift velocity leads to high saturation current densities and watts per unit gate periphery. In turn, this leads to lower capacitances per watt of output power. Low output capacitance and drain-to-source resistance per watt also make GaN HEMTs suitable for switch-mode amplifiers.

Research and development of GaN HEMTs gained considerable momentum in the late 1990s and early 2000s when it became possible to reproducibly grow high-quality 4H-SiC substrates [2], [3]. In particular, GaN HEMT technologies have had a significant impact on various power amplifier (PA) concepts, as outlined in Table II [4] where a comparison is made between silicon LDMOSFETs (the “incumbent” technology for many applications) and GaN on SiC HEMTs.

High total RF powers from GaN HEMT transistors over a wide frequency range have been reported for single die up to several hundred watts [5], [6]. However, these high power densities, in terms of watts per millimeter, also present extreme power dissipation demands on both the transistor layouts, as

well as the semiconductor substrates. Fortunately, the high thermal conductivity of SiC substrates ($>330 \text{ W/m} \cdot \text{K}$) allows these high power densities to be efficiently dissipated for realistic drain efficiencies, preventing the extreme channel temperatures that would result due to self-heating with other substrate technologies. For example, a commercially available 120-W discrete transistor (Cree CGH40120F) operating at 28 V will generate 120 W of continuous wave (CW) RF power, and at its saturated output power, has a drain efficiency of 65%. With a rated CW thermal resistance of $1.5 \text{ }^\circ\text{C/W}$, the dissipated power is 64 W with a channel temperature rise of $96 \text{ }^\circ\text{C}$ allowing the device to comfortably operate at baseplate temperatures in excess of $100 \text{ }^\circ\text{C}$. The effective pulsed thermal resistances of such devices are also lower (dependent on pulsewidth and duty factor)—this aspect will be covered in Section IX.

In summary, GaN offers a rugged and reliable technology capable of high-voltage and high-temperature operation. This opens up many industrial, defense, medical, and commercial applications that can be targeted by GaN.

II. OVERVIEW OF TECHNOLOGY

Early progress on GaN/AlGaIn HEMT technology in the 1990s was concentrated on three main areas, including improving epitaxial layer material quality, selecting the best substrate materials, and developing unit processes (e.g., [7]). Many of the advances in hetero-epitaxy of GaN and AlGaIn were based on early metal-organic chemical vapor deposition (MOCVD) work in the field of opto-electronics [8]. However, both molecular beam epitaxy (MBE) and MOCVD growth methods were perceived as viable for GaN-based electronics devices [9], [10]. Most of the advancements in epitaxial growth were first achieved on sapphire due to its availability, but commercial ventures for GaN HEMT devices have all adopted either Si as a “low-cost” substrate or semi-insulating 6H- or 4H-SiC for superior high-power performance and thermal management. State-of-the-art power levels have been demonstrated on SiC substrates with total output powers of 800 W at 2.9 GHz [6] and over 500 W at 3.5 GHz [11].

The performance benefits for these devices are remarkable due to their ability to make heterostructures in a material system that also supports high breakdown fields. This has provided the key components necessary for high breakdown voltage and high transconductance device results as the technology advanced in the mid 1990s [10]. Clear understanding of the phenomenon of 2DEG carrier densities greater than $1 \times 10^{13}/\text{cm}^2$ was achieved after strain- and polarization-induced charges were clearly explained [11]. Subsequent device structure and processing enhancements led to the first results of passivated GaN HEMTs with results showing the clear thermal advantage of using SiC as a substrate instead of sapphire for high total RF power [14] and [15].

The epilayers for Cree commercial HEMTs are grown by MOCVD in a high-volume reactor on 100-mm semi-insulating 4H silicon carbide (SI 4H-SiC) substrates that are cut on-axis. The epitaxial growth process is highly reproducible and in production for several years, in part due to the funding on the Defense Advanced Research Projects Agency (DARPA) Wide Bandgap Semiconductor (WBGs) Program that was initiated




Fig. 1. Schematic cross section of the AlGaIn/AlN/GaN HEMT RF structure showing integrated first field plate and source-connected second field plate.

in 2002 [16]. Typical structures comprise an AlN nucleation layer, $1.4 \text{ } \mu\text{m}$ of Fe-doped insulating GaN, approximately 0.6 nm of an AlN barrier layer, and a 25-nm cap layer of undoped $\text{Al}_{0.22}\text{Ga}_{0.78}\text{N}$. This nominal layer thickness and mole fraction yield sheet electron concentrations in the range of 8 to $10 \times 10^{12}/\text{cm}^2$, but due to the AlN interlayer has the strong advantage of electron mobilities near $2000 \text{ cm}^2/\text{V} \cdot \text{s}$ at room temperature [17]. The channel sheet resistance is about $335 \text{ } \Omega$ per square.

As shown in the schematic cross section of Fig. 1, the device is fabricated with ohmic contacts that are formed directly on the top AlGaIn layer. Device isolation is achieved using nitrogen implants to achieve a planar structure [18]. Gate electrodes are formed by recessing through a first SiN dielectric to the AlGaIn and then depositing Ni/Pt/Au metallization. Very strong peak electric fields occur at the drain-side edge of the metal semiconductor junction in this lateral device. The optimized device includes a lateral extension of the gate electrode on the drain side to provide an elegant integration of field shaping with the gate metallization. The gate footprint is offset to reduce source resistance and increase gate-to-drain breakdown voltage. The gate length of the device is nominally $0.4 \text{ } \mu\text{m}$, and the gate-to-drain spacing is about $3 \text{ } \mu\text{m}$. After a second passivation, a source connected second field plate is fabricated to provide further electric field shaping at the highest drain voltages and to reduce gate to drain feedback capacitance of the device [19], [20]. The 1-mA/mm (gate current) breakdown voltage of this structure exceeds 150 V . Unit cell devices exhibit CW on-wafer output power levels of $4\text{--}5 \text{ W/mm}$ when measured on a load-pull bench at 28 V and 3.5 GHz . The gate connected second field plate together with integrated first field plate has become the most widespread device structure in the industry for RF applications below 20 GHz .

Microwave monolithic circuit demonstrations were an early goal of those developing the technology. Besides Cree Inc., a number of other GaN MMIC foundries provide similar technologies such as Triquint, Raytheon, and Hughes Research Laboratories. After the basic transistor device is completed, standard passive components such as metal-insulator-metal (MIM) capacitors, thin-film resistors, and through-wafer slot vias are utilized in the Cree Inc. process to achieve high-performance versatile monolithic microwave integrated circuit (MMIC) products (Fig. 2). The MIM capacitors have been developed to support peak voltages greater than 100 V . SiC substrate vias has allowed the straightforward implementation of the amplifier circuits without the need of cumbersome




Fig. 2. Schematic cross section of typical GaN HEMT MMIC process.

coplanar waveguide grounding schemes. Specifically, slot vias are implemented in the 100- μm -thick SiC substrates to simplify layout and increase gain. Three types of resistors are available: nichrome thin film with 12- Ω/square resistance and two “bulk” GaN resistors with 70- and 400- Ω/square resistance. Bulk GaN resistor layers are covered by thick dielectric insulators, enabling metal crossovers. A 0.4- μm gate-length 28-V process provides 4.5 W/mm of gate periphery for circuits between dc to 8 GHz, while a 0.25- μm gate-length 40-V process provides 7 W/mm of gate periphery between dc and 18 GHz.

III. GaN HEMT LARGE-SIGNAL MODELING

Field-effect transistor (FET) models have a long history. In Shockley’s original FET work, a physical representation was derived to predict operation of the junction field-effect transistor (JFET). Models have evolved from this point to describe and design new field-effect devices and to facilitate their various uses. There have been many new device structures and circuits produced over the 60 years that have passed since Shockley’s work, as well as an equally impressive list of modeling approaches. This branching of FET lineage has been driven by both military and civilian radar and communication system needs. In addition, various types of device models have been developed depending on application. An area of intense focus for both device and model development has been that of high-efficiency PAs. System cost is driven by prime power and cooling requirements and improved efficiency is the key to reducing these costs. Improved power devices, along with proper measurements and models, have driven an increase in performance; hence, the focus of the presently described review.

Recently, most effort in PA design has been focused on GaAs pseudomorphic HEMTs (pHEMTs), Si LDMOSFETs, and GaN HEMTs. Models have been developed and adapted to these devices and share many common features because they are all field-effect structures. The focus of this study is to provide an example of this adaptation to the development of GaN HEMT models for MMIC and RF integrated circuit (RFIC) design. There have been excellent overviews of the state of modeling over the years. One recent example is by Dunleavy *et al.* [21]. The intent of this section of this paper is to present one possible solution to the modeling/design problem as applied to the GaN HEMT while acknowledging that there are many other viable solutions.

There are two general approaches to HEMT (or other active device) modeling. One is table based, the best known of which has been developed by Root. The table data can either be measured or simulated using 2-D physical simulators. An extension

of this work appears in [22]. A more recent version of this approach is the new X -parameter model formulation, which is based on significant small- and large-signal measurements [23]. This approach can be very accurate, but requires intensive measurement resources. To improve accuracy, the entire simulation space must be mapped using both large- and small-signal measurements including load-pull and linearity. It is certainly desirable to have the largest possible measurement database from which to extract and verify any model, but these measurements can be time consuming and expensive. A properly formulated model based on physical equations allows a reduction in required measurements without a significant loss in accuracy.

The second approach involves the description of the active device by closed-form physical equations, the parameters of which can be extracted from measured data. This is the approach chosen to support Cree Inc. device models and reported here. There has been much work over the past 60 years on this topic, ramping significantly with the advent of the GaAs MESFET in the late 1970s. The model described here uses various formulations, from published work, combined in such a way as to allow parameter extraction using a minimal set of measurements. An added aspect to the model development is verification using an extensive library of MMIC amplifier designs up to 20 GHz, as well as a large number of hybrid circuits using packaged devices. The model was originally developed specifically for MMIC design, thus allowing continuous improvements as MMICs were developed, measured, and simulations verified.

The starting point for the HEMT model is the drain current formulation. The basis for the $I_D(V_G, V_D)$ function is very similar to the formulation given by Statz *et al.* [24]. A common feature in the drain formulation of this model and other notable versions [25], [26] is the drain voltage saturation parameter

$$I_D \sim \tanh(\alpha * V_D).$$

A variant of this function is included in the present model together with a gate voltage parameter similar to that in [25]. Another feature, using work from [26], has proven useful in modeling drain current variations near pinch-off as

$$I_D \sim \beta(V_D - V_{\text{DSO}}).$$

A feature common to these drain current formulations, which caused an issue early in the work, was the lack of a gate voltage saturation mechanism. The original intent would be to limit channel current with forward gate conduction. This proved somewhat problematic in practice, particularly when high compression is used in high-efficiency PAs. The hyperbolic tangent function, ubiquitous in modeling, proved helpful in saturating $I_D(V_G)$. A well-known application is found in the Angelov (or Chalmers) model [27]. A deficiency in this approach became apparent in fitting GaN HEMT devices for both linearity and efficiency predictions. As shown in [24], the GaAs MESFET (and in the GaN HEMT as well) drain current obeys a square-law dependence on gate voltage near pinch-off. This can be approximated with a high-order polynomial argument within the tanh function, but this is difficult to fit and has shown convergence problems. Furthermore, compression both at pinch-off and open channel necessarily share characteristics




Fig. 3. HEMT SDD model schematic.

in the Angelov formulation. Experience did not show good fits either in linearity or high levels of compression. A reasonable solution for this problem has been proposed by Fager *et al.* [28] and the gate voltage compression expression allows the $G_M(V_G)$ function to be tailored separately from the square-law pinch-off allowing compression in a controlled and continuous manner.

The $I_D(V_G, V_D)$ characteristic also involves trapping and dispersive effects. Many device models are formulated to fit both transconductance and output conductance dispersion, as well as knee collapse, which is common in high-breakdown high-voltage devices. The Cree Inc. model uses the dc knee voltage as controlled by the α parameter to fit the observed RF knee without explicit fitting of the dc knee. This has not proven to be an issue in drain current prediction, nor has transconductance dispersion been shown to be a particular problem with GaN HEMT devices. Observations have shown output conductance dispersion to be an issue for self-consistent fits from small to large-signal operation. The solution for this problem has been found in the work of Jeon *et al.* [29]. Adding a small-signal perturbation to the $I_D(V_G, V_D)$ function separates the small-signal output conductance from the drain current slope providing a good fit over the range of input power.

The HEMT model schematic is shown in Fig. 3. This shows the drain current implemented in Agilent's Advanced Design System as a symbolically defined device (SDD). The overall structure is based on the standard 13-element small-signal FET model. Although there have been many corrections and additions to this model since development of the GaAs MESFET, the standard 13-element model is straightforward to fit and

lends itself well to simple voltage-dependent capacitance models. Inspection of the schematic shows that both C_{GS} and C_{GD} are functions of the terminal voltages and implemented as gate charge formulations. There is also a gate forward conduction diode based on the standard exponential characteristic. Proper modeling of forward conduction is essential to the prediction of over-compressed operation, particularly in the case of broadband amplifiers. Improvement of convergence dictates that the exponential function must be limited. In this case, some arbitrarily large hard limit can be chosen with detriment to convergence properties. The C_{GS} and C_{GD} voltage functions use the tanh function similar to Fager *et al.* [28]. Extensive modeling and load-pull fits show that C_{DS} does not need to dynamically vary with drain voltage, but should scale as drain voltage is changed for the wide-bandgap HEMT device.

The model as shown in Fig. 3 also includes noise calculation, is dependent on a dynamic thermal model based on channel dissipated power [30], and can be scaled for various unit cell configurations, as well as for parallel operation. The four noise sources represent the drain current noise and thermal noise from the FET internal resistances. Input and output noise is found to be correlated for the GaN HEMT. The model is partially based on the work of Lazaro *et al.* [31], as well as an empirical study of noise data [32]. The implementation as correlated noise sources simplifies the transition to a Verilog-A [33] translation used to develop models for both Agilent's ADS and AWR's Microwave Office simulators. The thermal model is based on a single-pole configuration, which provides for scaling as a function of dc dissipated power. Additional detailed thermal modeling can be performed using finite-element simulators and an




Fig. 4. Measured versus modeled load-pull contours (output power: left; PAE: right).

equivalent thermal resistance is defined for the electro-thermal model. Thermal resistance calculations can also be calculated analytically as demonstrated by Darwish *et al.* [34]. Thermal calculations are essential for GaN HEMT amplifier design due to the high dissipated power associated with high drain bias.

The model parameters are extracted from measured S -parameters over a range of bias values, as well as measured load-pull data. The thermal degradation has been characterized using pulsed on-wafer measurements and equates to 0.01 dBm per $^{\circ}\text{C}$ in output power. As previously discussed, the model is self-consistent over power and fits measurements over a large dynamic range. All model development was based on a two-fingered 720- μm device and has been scaled successfully to a total gate periphery of 48 mm. The model fits S -parameters up to 20 GHz and a typical load-pull fit at 10 GHz is shown in Fig. 4.

The power contours are in 0.5-dB steps from 33.5 to 34.5 dBm and power-added efficiency (PAE) contours are in 10% steps from 30% to 50%. Extracting model parameters over the full range of S -parameters up to 20 GHz and at least two load-pull frequencies, typically 3.5 and 10 GHz, provide accurate results for both narrowband and broadband designs up to 20 GHz with narrowband power levels in excess of 100 W. Packaged model parameters have also been developed to support discrete transistors using the same intrinsic model used for MMIC PA design.

IV. BRIEF DESCRIPTION OF AMPLIFIER CLASSES

GaN HEMT technology has not only opened up a resurgence in the investigation of various PA classes such as D, E, and F, but has also led to investigations into new modes of operation such as Class J [35], [36]. In general, there has been a lot of attention given to “waveform engineering” in the last few years [37], [38]—this has undoubtedly been due to the fact that GaN HEMT devices allow voltage and current swings on the drains of the devices that can far exceed other RF power semiconductor technologies. Table III gives a basic summary of the theoretical maximum efficiencies that can be provided by various amplifier classes. In practice, the maximum efficiencies will be lower because of a number of reasons [39]: conductance losses, V_{KNEE} losses, passive component losses, and discharge losses.

TABLE III
THEORETICAL MAXIMUM EFFICIENCIES OF VARIOUS CLASS PAs

Class	A	B	C	D	E	F	J
Efficiency, %	50	78.5	100	100	100	100	78.5

V. BROADBAND AMPLIFIER EXAMPLES

Since GaN HEMTs have high-power densities and low input and output capacitances per watt of RF output power, compared to most other microwave semiconductors, they have become useful devices to achieve high powers over broad bandwidths. A variety of circuit approaches have been demonstrated over a range of power levels, frequencies and terminating impedances—these include distributed (traveling wave), lossy match, and gate-to-drain feedback. Three of the most popular applications have been in software-defined radios, broadband jammers, and instrumentation amplifiers. In the latter case, relatively large power levels are required for such applications as automotive electromagnetic compatibility (EMC) testing—multiple baluns for power combining are often used to achieve wide bandwidths at high power levels.

Cree Inc. has been developing GaN products for the past six years. All of these devices are based on a 0.4- μm gate-length process and range in complexity from discrete unmatched transistors for wideband applications to multichip hybrid assemblies and packaged MMICs. An example of a discrete GaN HEMT for a very broadband amplifier application is the CGH40006S. This device is an unmatched transistor suitable for use in broadband applications, either as an output stage in military communication handheld radios or as a driver in counter IED jamming amplifiers. The challenge at this power level was to design an amplifier that would cover from 2 through 6 GHz. The transistor is housed in a plastic surface mount quad-flat no-leads (QFN) package. This package approach presents two key challenges: thermal management and electrical design to 6 GHz. The thermal design challenge was solved by placing the QFN packaged part on top of an array of filled vias. The vias were filled with conductive epoxy. The thermal conductivity of such epoxy-filled vias, although not as high as copper-plated vias, is sufficient. Simulations of the thermal stack were made using finite-element analysis (FEA) software (Fig. 5). Initial thermal simulations were performed at 4 W/mm (of gate periphery) of power dissipation to ensure that the channel temperature remained under 225 $^{\circ}\text{C}$ when operating at a case temperature of 85 $^{\circ}\text{C}$.

Consideration was also given to the surface temperature of the die as the plastic of the QFN package is in direct contact with the transistor. From simulation it was determined that the surface of the die would be 30 $^{\circ}\text{C}$ lower than the peak channel temperature. The target power dissipation was then used as a design goal in the electrical simulations. Using the thermal engine of the large-signal model, it was possible to optimize the circuit’s electrical performance for best thermal performance. The electrical design challenge of the amplifier was caused by the source inductance of the via array and its impact on the performance of the final circuit. It was determined, during the design process that the launch of the RF signal from the printed circuit board to the package was critical. The use of a ground-signal-ground




Fig. 5. Use of FEA tools to design a via array for best thermal management (top left: QFN package; top right: half of QFN package on via array; bottom left: temperature profile of QFN packaged transistor).




Fig. 6. Layout view of CGH40006S with associated via array and GSG feed structure.




Fig. 7. Effects of source inductance and GSG feed on G_{MAX} .

(GSG) launch reduced the effect of source inductance on the maximum available gain of the device above 4 GHz.

The breakpoint in G_{MAX} is extended from 3.5 to 5 GHz, resulting in an increase in gain of 2 dB at 6 GHz (Figs. 6 and 7). The via array was modeled using a layout-driven simulation approach in Microwave Office. The circuit design approach was to synthesize matching circuits to match simulated source and load-pull impedances derived from the large-signal model. Fig. 8 indicates that matching to the input of this device was more complex than matching to the output. This is often the case with broadband circuit designs using GaN HEMTs.




Fig. 8. Simulated optimum source and load impedances for CGH40006S.




Fig. 9. Measured versus simulated small-signal performance of the CGH40006S in a broadband reference design.




Fig. 10. Large-signal performance of the CGH40006S in a broadband reference design.

Excellent correlation was shown between measured and simulated circuit performances (Fig. 9) demonstrating the accuracy of the large-signal model. Furthermore, with careful layout driven techniques, a more complex and time-consuming 3-D analysis of the via array was not necessary.

Fig. 10 shows the measured large-signal performance of the complete amplifier (Fig. 11) over 2–6 GHz. Power gain is maintained at greater than 11 dB with 7-W minimum output power and drain efficiencies of greater than 50%.

Lin *et al.* [40] have used both the distributed and feedback approaches to design a range of commercial amplifiers covering saturated power levels up to 40 dBm over frequency ranges covering from 30 to 4000 MHz. Fig. 12 shows a comparison be-




Fig. 11. Photograph of CGH40006S in a 2–6-GHz broadband reference design.




Fig. 12. Measured and simulated output power for broadband feedback amplifier [40].

tween measured and large-signal modeled results for one of the feedback amplifiers.

Carrubba *et al.* [41] recently demonstrated a novel, highly efficient, and broadband RF PA operating in “continuous class-F” mode. The introduction and experimental verification of this new PA mode demonstrated that it is possible to maintain expected output performance, both in terms of efficiency and power, over a very wide bandwidth. Using recently established continuous Class-F theory, an output matching network was designed to terminate the first three harmonic impedances. This resulted in a PA delivering an average drain efficiency of 74% and average output power of 10.5 W for an octave bandwidth between 0.55–1.1 GHz. Fig. 13 shows the practical implementation of the PA, while Fig. 14 shows the comparison between measurements and simulations.

VI. HIGH EFFICIENCY PA EXAMPLES

Much recent work has been achieved in the area of high-efficiency PA design using GaN HEMTs for a variety of classes of operation. This paper provides a number of circuit examples, but is, by no means, an exhaustive source of recent multiple designs.

Class D: Lin and Fathy [42] have demonstrated a Class-D amplifier using Cree CGH40010F transistors. A 50–550-MHz wideband GaN HEMT PA with over 20-W output power and




Fig. 13. Continuous Class-F mode PA [41].

63% drain efficiency was successfully developed. The wide-band PA utilized two GaN HEMTs and operated in a push–pull voltage mode—Class D. The design was based on a large-signal simulation to optimize the PA’s output power and efficiency. To assure wideband operation, a coaxial line impedance transformer was used as part of the input matching network; a wide-band 1:1 ferrite loaded balun and low-pass filters were utilized on the amplifier’s output instead of the conventional serial harmonic termination. Peak voltage swing on the drains of the transistors is 55 V (well within the breakdown voltage of the process). The practical implementation of the amplifier is shown in Fig. 15 and measured results are shown in Fig. 16.

Class E: Shi *et al.* [43] have developed a very compact highly efficient 65-W wideband GaN Class-E PA. Optimum Class-E loading conditions were achieved over a broad frequency range using a wideband design and implementation approach using bond-wire inductors and MOS/MIM capacitors. The amplifier output network schematic is shown in Fig. 17. A photograph of the implementation is presented in Fig. 18, showing the employment of Cree 14.4-mm GaN die. The PA operates from 1.7 to 2.3 GHz with a power gain of 12.3 ± 0.9 dB, while providing an output power of 42–65 W with a PAE ranging from 63% to 72%. The total area of the amplifier including bias networks is only 20 mm \times 20 mm.

Class-E Doherty: Combining the advantages of Class-E and Doherty PA (DPA) operations has resulted in some of the highest PAEs at backed-off power levels reported to date. For example, Choi *et al.* [44] have described work on a two-way Doherty amplifier employing Class-E single-ended circuits for both the carrier and peaking amplifiers. The individual amplifiers, utilizing Cree CGH40010F transistors, were optimally matched at fundamental, second, and third harmonics using transmission lines on Taconic substrates (with dielectric constant of 2.6) to provide PAEs from 58% to 76% with output powers from 39.6 to 41.2 dBm and gains from 8.3 to 14.3 dB across 2.7–3.1 GHz. The switching Doherty amplifier consists of a carrier amplifier, peaking amplifier, broadband Wilkinson divider, offset lines, and output combiner. Fig. 19 shows the




Fig. 14. Measured and simulated performance of continuous Class-F PA [41].

fabricated PA where the input divider uses multiple sections to minimize the effect of Class-E load conditions. Linearity of the amplifier was not a major concern since the application was for multifunction radar. PAE and drain efficiency at 6-dB back-off were 63% and 73%, respectively (Fig. 20).

Class-E Chireix Outphasing: A Chireix outphasing PA is a promising candidate to work around classical linearity-efficiency tradeoffs and is based on linear amplification using nonlinear components (LINC). In an out-phasing transmitter, a complex modulated input signal is split into two signals with constant amplitude and a relative phase difference, corresponding to the time-varying envelope of the original input signal. The two branch signals are amplified by switch-mode power amplifiers (SMPAs). After combining both branch signals at the outputs of these SMPAs, an amplified replica of the original input signal results. Unfortunately, due to the nonisolating properties of the combiner, a time-varying reactive load modulation exists at the output of both SMPAs. To mitigate this unwanted load modulation, Chireix compensation elements are placed at the input ports of the power combiner. This creates an efficiency peak at a specified power back-off level, resulting in an improved average PA efficiency. The Chireix outphasing combiner is usually based on quarter-wave transmission lines and can be found in many publications on outphasing PAs. The Chireix compensation elements are either lumped or can be incorporated in the combiner. There are, however, some drawbacks to the classical Chireix combiner. The efficiency not only depends on the outphasing angle, but also on frequency since both the Chireix compensation elements and the quarter-wave lines are frequency dependent. Class-B, Class-D, and Class-F implementations have traditionally been used in the branch PAs, but recently Class-E has been identified as an even better candidate, demonstrating higher efficiency over a wider dynamic range [45].

Transformers can convert a single-ended load into a floating load. However, a lumped-element transformer is difficult to implement for high powers at RF frequencies. Coupled lines can be used to combine the outputs as in a Marchand balun. Van der Heijden *et al.* [46] have fabricated an outphasing SMPA with a Class-E Chireix coupled-line combiner. Fig. 21 shows the schematic of the amplifier. The Class-E PA switches were realized with commercially available Cree GaN HEMT transistor die. Since the GaN stages need to be driven with pulse-wave




Fig. 15. Practical implementation of Class-D UHF PA [42].

signals (to obtain the highest efficiency), a high-voltage CMOS driver topology was used in a 65-nm process. Fig. 22 shows a close-up of the CMOS-GaN SMPA lineup. Fig. 23 shows drain efficiency, total lineup efficiency, and power gain as a function of output power. At 10-dB back-off, the drain efficiency is 65% and the total lineup efficiency is 44%. At 8-dB back-off, the drain efficiency is 70% and the total lineup efficiency is 53%. The drain efficiency at 10-dB back-off is comparable to what has been published for a three-way GaN DPA, but with wider bandwidth capability.

Class-F: A wide range of both Class-F and inverse Class-F PAs have been described in the literature. Typical of these is the PA design produced by Schelmzer and Long [47]. In a Class-F amplifier, the output matching network must absorb the C_{DS} of the HEMT and the interconnect inductance while providing the correct fundamental and harmonic resistances at the intrinsic drain of the transistor. It is beneficial if the matching network can be tuned to different values of R_L so the amplifier can be designed for different supply voltages, especially for GaN transistors, which can be matched to a range of impedances due to their high breakdown voltage.

Fig. 24 illustrates a matching network that can accomplish this. Two separate bond-wires are used at the drain pad. This allows the bond-wire inductance to be incorporated into the quarter-wavelength drain bias transmission line giving the lowest even harmonic impedances at the drain. Z_2 , θ_2 , and Z_3 can be tuned to absorb C_{DS} and L_{BW} and simultaneously present a real impedance at the fundamental, R_L , and a very




Fig. 16. Measured performance of Class-D PA [42].




Fig. 17. Class-E output matching network for compact PA [43].

high real impedance at the third harmonic. Effectively, both matching networks terminate the second, third, and fourth harmonics and some of the higher order even harmonics as well.

The output matching network topology is a particularly good fit for the GaN transistor used (Cree CGH60015D, 3.6-mm gatewidth transistor) having a C_{DS} of about 0.9 pF. The output matching network was capable of tuning R_L from 25 to 120 Ω while maintaining a high third harmonic impedance and realizable transmission-line impedance.

The amplifier was constructed on a low-loss printed-circuit-board substrate with gold-plated traces mounted to a copper carrier. The GaN HEMT was directly mounted to the copper carrier and used wire-bond interconnects. Fig. 25 shows a photograph of the amplifier. The amplifier was tested at 2 GHz where only the fundamental frequency component was measured for the results. The amplifier had a peak PAE of 85.5% with an output power of 16.5 W with a drain bias voltage of 42.5 V. The peak




Fig. 18. Practical implementation of compact Class-E PA [43].




Fig. 19. Practical implementation of Class-E DPA [44].




Fig. 20. Gain and efficiency of Class-E DPA [44].

gain was 15.8 dB, and it had a compressed gain at peak PAE of 13.0 dB. The peak drain efficiency was 91%.

Class-J: Moon *et al.* [36] have presented the theory of operation of Class-J PAs with linear and nonlinear output capacitors (C_{OUT}). The efficiency of a Class-J amplifier is enhanced by the nonlinear capacitance because of harmonic generation from the nonlinear C_{OUT} , especially the second-harmonic voltage component. This harmonic voltage allows the reduction of the phase difference between the fundamental voltage and current components from 45° to less than 45° while maintaining a




Fig. 21. Schematic of Class-E Chireix coupled line outphasing PA [46].




Fig. 22. Close-up photograph of CMOS driven Class-E GaN HEMTs [46].




Fig. 23. Power gain, drain, and total lineup efficiencies of Class-E Chireix outphasing PA [46].

half-sinusoidal shape. Therefore, a Class-J amplifier with the nonlinear C_{OUT} can deliver larger output power and higher efficiency compared with a linear C_{OUT} . The Class-J amplifier can be further optimized by employing a so-called saturated PA, a recently reported amplifier type presented by the same authors. The phase difference of that proposed PA is zero. Like the Class-J amplifier, the PA uses a nonlinear C_{OUT} to shape the voltage waveform with a purely resistive fundamental load impedance at the current source, which enhances the output power and efficiency. A highly efficient amplifier based on




Fig. 24. Output matching network for Class-F PA [47].




Fig. 25. Practical implementation of bare die GaN HEMT Class-F PA [47].




Fig. 26. Practical implementation of Class-J PA [36].

the saturated PA was designed using a Cree CGH40010F GaN HEMT at 2.14 GHz (Fig. 26). It provided a PAE of 77.3% at a saturated power of 40.6 dBm (11.5 W).

DPAs: There has been a very large body of work completed on high-efficiency DPAs over the last few years. This paper will only describe a few examples, but there are various approaches




Fig. 27. Two different types of three-stage DPAs [48].

covering “conventional” two-way, N -way, and N -stage, asymmetrical (both unequal power division and unequal transistor peripheries), as well as different classes of operation for carrier and peaking amplifiers.

Kim *et al.* have provided an extensive overview of DPA design specifically employing GaN HEMTs [48]. Of particular interest is the description of various three-way approaches shown schematically in Fig. 27. There are two kinds of three-stage DPA architectures, as shown in Fig. 27(a) and (b). Fig. 27(a) is a widely known structure. The topology is a parallel combination of one DPA used as a carrier PA with an additional peaking PA. The first peaking PA modulates the load of the carrier PA initially and the second peaking PA modulates the load of the previous Doherty stage at a higher power. The topology in Fig. 27(b) is a parallel combination of one carrier PA and one DPA used as a peaking PA. Both the three-stage and the three-way architectures use three PA units, but the two peaking PAs are turned on sequentially in the three-stage DPA instead of simultaneously like a multistage amplifier. Thus, three peak efficiency points are formed: at the two turn-on points and at the peak power. In the three-way structure, the peaking PAs are turned on simultaneously, similar to N -way power combining. To achieve proper load modulation, the three-way DPA requires two quarter-wavelength transmission lines, but the three-stage DPAs require three and four quarter-wavelength transmission lines, respectively. A comparison of the achievable efficiencies of various types of DPAs is shown in Table IV.

To implement the three-stage DPA, a Class-AB mode PA was designed at 2.655 GHz using Cree’s CGH40045F GaN HEMT devices. A simple method to overcome the problem of incomplete load modulation due to unequal currents in the carrier and

TABLE IV
VARIOUS TYPES OF DPA CONFIGURATIONS

802.16 WiMAX with 8.5 dB PAPR		
N-Way	Back-off, dB	Average Drain Efficiency, %
2 way	-6	59
3 way	-9.54	61.2
Three-Stage Type 1		
1:2:2	-4.44/-9.54	69.8
1:2:3	-6/-9.54	69.4
1:3:3	-4.87/-12	70.5
1:3:4	-6/-12	71
Three-Stage Type 2		
1:1:1	-6/-9.54	69.4
1:2:2	-6/-13.98	70.1
2:3:3	-6/-12	71




Fig. 28. Practical implementation of three-stage DPA [48].

peaking amplifiers was to control the gate bias of the peaking PAs. Gate bias control of the DPA is also often employed for accurate intermodulation cancellation. Gate bias control of the peaking PA was also used for performance optimization, that is, to simultaneously achieve high efficiency at the backed-off input power, as well as at high peak powers. In this example, the quiescent bias current of the carrier PA was 55 mA, and the PA delivered 64.6% drain efficiency at an output power of 46.4 dBm. The implemented PA with 1:1:1 ratio is shown in Fig. 28. The measured efficiency is illustrated in Fig. 29(a). This amplifier was employed for amplification of an 802.16e Mobile WiMAX signal with 7.8-dB peak-to-average power ratio (PAPR). Fig. 29(b) shows the measured efficiency of the envelope-tracking three-stage DPA with and without gate bias adaptation.

Grebennikov [49] described a novel high-efficiency four-stage DPA architecture convenient for practical implementation in base-station applications for modern communication standards. Each PA was based on a 25-W Cree GaN HEMT device with the transmission-line load network corresponding to an inverse Class-F mode approximation. In a CW operation




Fig. 29. (a) Gain and efficiency of DPA versus output power. (b) Gain, output power, and efficiencies of DPA with and without gate bias adaptation [48].

mode with the same bias voltage for each transistor, an output power of 50 dBm with a drain efficiency of 77% was achieved at a supply voltage of 34 V. In a single-carrier W-CDMA operation mode with a PAPR of 6.5 dB, a high drain efficiency of 61% was achieved at an average output power of 43 dBm, with ACLR1 measured at a -31 -dBc level. The Doherty configuration is shown in Fig. 30 and affords high efficiency to be maintained over a wide region of back-off conditions.

In theory, three-way DPA implementations can offer even better efficiencies in power back-off operation, which is highly desirable when dealing with single or multiple (unclipped) W-CDMA channels or modern fourth-generation (4G) signals with high crest factors. Unfortunately, practical three-way DPA implementations rarely meet their expectations due to their complicated implementation. To overcome these implementation issues and enable reproducible, as well as very efficient N -way Doherty amplifiers, the use of mixed-signal techniques was recently proposed to establish digital input control of the individual amplifier cells [50]. This approach facilitates the independent optimization of the amplifier-cell drive conditions for maximum efficiency. Neo *et al.* [51] had previously employed Si LDMOS transistors in the PAs, but have extended this concept to demonstrate the capabilities with GaN HEMT transistors. The system setup for the three-way DPA is shown in Fig. 31.

The system is calibrated to maximize the backed-off power efficiency by adjusting the relative input phases of the three signals, as well as optimizing performance as a function of the




Fig. 30. Four-way DPA implementation [49].




Fig. 31. Schematic diagram of three-way mixed-signal DPA [50].

relative sizes of the transistors used in the carrier and peaking amplifiers. Fig. 32 also shows the normalized measured PAE of a 45-W Class-B GaN amplifier, which utilized an identical device as applied in the peak 1 amplifier. It is interesting to see that at maximum output powers, both the DPA, as well as the Class-B amplifier using the same device technology reach a maximum PAE of almost 70%, confirming the close to ideal operation of the DPA design at full power. Note that the PAE of the Class-B GaN amplifier decreases proportionally to the square of the back-off power, whereas the GaN three-way DPA demonstrates very high efficiency throughout the entire back-off range of 12 dB. At the 12-dB back-off point, the GaN three-way DPA provides three times higher PAE than the Class-B amplifier




Fig. 32. Measured PAE of three-way DPA versus output power under two different mixed-signal conditions when compared to a single-ended Class-B amplifier [50].

for CW signals, indicating the very high efficiency potential of the three-way DPA for complex modulated signals with a high PAPR. The CW performance of the three-way GaN DPA was characterized and optimized using software control, yielding a measured performance of: 68% PAE at 50 dBm (full power), 70.4% at 45 dBm (first back-off point), and 64% at 38 dBm (second back-off point), while the measured transducer power gain was greater than 10 dB at all times. To demonstrate that this exceptional high-efficiency performance could be effectively utilized for practical base-station operation, the GaN three-way DPA was driven by a W-CDMA signal with a crest factor of 11.5 dB. Using a dedicated memory-effect compensating pre-distortion algorithm, the resulting measured PAE for this signal was 53% at an average power of 38.5 dBm, while meeting all linearity specifications. This was the highest PAE performance ever reported for any PA operating with a W-CDMA signal without using crest factor reduction techniques (at the time of the publication in 2008).

Envelope Tracking (ET) PAs: The high-voltage operation of GaN HEMTs is particularly attractive for ET techniques that are used to maintain high efficiencies over a wide range of operating drain voltages under saturated power conditions. Over the last few years there have been a variety of reported results on ET-based amplifiers using a variety of RF semiconductor technologies such as Si LDMOSFET, GaAs HVHBT, and GaN HEMT [52], [53], [54].

Yamaki *et al.* [5] have described an optimized GaN device consisting of a single-die HEMT with 43 mm of gate periphery together with internal matching circuits in a package. The package size is 13.2 mm × 21.0 mm. In order to realize high efficiencies, the authors implemented an inverse Class-F PA with harmonic terminations with output-matching networks inside the package. A single GaN HEMT die has advantages in terms of simplicity and cost effectiveness. The authors processed two types of GaN HEMT (A and B). The gate periphery and length were 43 mm and 0.6 μm for 200-W output power, respectively. The gate electrode consisted of Ni/Au, and SiN




Fig. 33. Drain efficiency versus output power for GaN HEMTs A and B [5].

passivation was deposited on the GaN cap layer using plasma CVD. The structure of GaN HEMT (A) was “conventional,” which had already been manufactured as the commercially available EGN21C210I2D. The electrode structure and AlGaIn electron supply layer of GaN HEMT (B) was changed to improve breakdown voltage to greater than 300 V allowing safe drain voltage operation under ET up to 65 V.

Fig. 33 shows the drain efficiency measured at various drain voltages as a function of output power at 2.14 GHz together with a probability density function (PDF) of the W-CDMA signal. The bold line on the efficiency curves represents the operating point of the ET system. As shown in Fig. 33(a), the drain efficiency of the GaN HEMT (A) device was more than 65% over a 30 V ($P_{\text{out}} = 49.2$ dBm) to 40 V (52.7 dBm) drain bias range with a maximum drain efficiency of 68%. When a W-CDMA signal with 7-dB PAPR is used in this case, the drain efficiency of the GaN HEMT (A) device decreased significantly below the average power. As shown in Fig. 33(b), the drain efficiency of the GaN HEMT (B) device was more than 65% over a 15-V ($P_{\text{out}} = 42.5$ dBm) to 45-V (51.5 dBm) drain bias range with maximum drain efficiency of 72.5%. This result indicated that the GaN HEMT (B) device provided 65% efficiency over a wide range of powers (9 dB) as a result of the high-voltage operation and the improved C_{DS} characteristics.




Fig. 34. CMPA5585025F shown in custom developed ten-lead 50-Ω package with dedicated bias leads.

VII. MONOLITHIC PA EXAMPLES

SiC is an excellent semi-insulating material, which allows it to be used for low-loss transmission lines and lumped elements (see Table I for properties of SiC) in addition to active devices such as HEMTs. Thus, GaN on SiC monolithic integrated circuits have become a popular platform for a range of circuits including wideband PAs. The first example is of a commercially available GaN HEMT MMIC, the CMPA5585025F, from Cree Inc. This MMIC is a packaged two-stage amplifier for satellite communications applications. The MMIC covers both the commercial, 5.8–7.2 GHz, and military, 7.9–8.4 GHz, frequency allocations. The availability of this packaged GaN HEMT MMIC has increased significantly state-of-the-art performance in terms of efficiency, gain, and power. In comparison, an internally matched GaAs FET only covers one band of interest. Target RF output power at 85 °C case temperature, assuming a copper–tungsten composite package flange, was 25 W (CW). The efficiency and power gain targets were 40% PAE and 15–20 dB, respectively, across the frequency bands. A new multilead package was also developed for the MMIC, which can be used for a complete range of MMICs. The availability of commercially available packages for high-power large-area MMICs is somewhat limited. Most high power packages have relatively poor thermal conductivities and only have a single input and output RF lead. To take full advantage of a high-performance MMIC, it is very desirable to have multiple dedicated bias leads on either side of the RF leads to optimally distribute bias voltages to the MMIC (Fig. 34). This is an important design consideration since dc-bias networks often affect the overall stability of the amplifier—especially when working with high-power high-gain MMICs enclosed within small form factors. Each lead is also provides RF impedance of 50 Ω operating to 15 GHz or so. This package also has the advantage of superior thermal conductivity as the flange material is 1:3:1 CPC (see Table V) enabling the packaged MMIC to be used to full case temperature without any de-rating of its linear output power.

The MMIC was characterized for its linear performance under offset quadrature phase shift keyed (OQPSK) modulation. The linearity specification requires spectral purity

TABLE V
COMMONLY USED MATERIALS FOR THERMAL MANAGEMENT OF
GaN HEMT TRANSISTORS AND MMICs

	CuW-10 10%Cu 90%W	CuMoCu 30%Cu 70%Mo	CMC Cu/Mo/Cu 1:1:1	CPC Cu/CuMo/Cu 1:4:1	Alumina
Thermal Conductivity, W/mK	197	190	260	220	35
Coefficient of Thermal Expansion, ppm/K	8	7.65	7.1	7.5 to 8.5	5.4
	Super CMC Cu/Mo multilayers		Aluminum Diamond/Silver Diamond		
Thermal Conductivity, W/mK	370		>500/800		
Coefficient of Thermal Expansion, ppm/K	6 to 10		7.5/<10		




Fig. 35. CMPA5585025F spectral mask under 1.6-Ms/s OQPSK at 15-W average output power.

measurements at a spectral offset of one symbol from the center frequency, i.e., for a 1.6-Ms/s signal rate, the spectral mask is measured at 1.6-MHz offset from the center of the carrier. At this frequency, the spectral emissions are required to be less than -25 dBc. The multiple bias leads of the package allow for large video bandwidths to be supported. This allows compliance with the inevitable increase in data that satellite communications systems will have to handle in the near future.

Fig. 35 shows the spectral mask of the CMPA5585025F at both 7.9 and 8.4 GHz. At these frequencies, the PAE is 25%—over twice that of an internally matched discrete GaAs FET. GaN HEMTs have adequate linearity when biased in Class A/B, whereas GaAs FETs are biased in Class A and are operated typically at 10 dB below their 1-dB compression point. Consequently the PAEs for the latter devices are usually less than 10%. Also, due to their low power densities, GaAs FETs also have large gate peripheries to achieve the required output power, which lead to devices with very high output capacitance with power gains of only 6 dB or so. The GaN MMIC described here typically provides 20-dB gain at its rated linear output power across both *C*- and *X*-bands. A summary of performance is shown in Fig. 36.

Distributed MMIC Amplifier Design Example: A dc–6-GHz distributed MMIC amplifier (Cree CMPA0060025F) was designed using the nonlinear model-based design process described earlier [55]. The distributed (traveling wave) amplifier




Fig. 36. CMPA5585025F output power, gain, and PAE at rated linear output power under 1.6-Ms/s OQPSK modulation.




Fig. 37. Cascode NDPA MMIC.

is particularly useful in low-pass multioctave applications. The power and efficiency limitations for a reactively match amplifier are governed by the Bode–Fano power-bandwidth limit and by passive circuit losses. For very high-power levels, these limits dictate a maximum drain voltage based on a load-line match over the required bandwidth. In principle, the reactive elements of the active devices can be absorbed into the gate and drain synthetic transmission lines of a distributed topology with the limitations being gate line cutoff frequency and loss along the drain line [56]. A further complication in the design of power distributed amplifiers is that of device load-line match over the required band. Using standard distributed design techniques, some active devices may actually sink power in parts of the band.

To achieve high efficiency from the distributed amplifier, a nonuniform approach is used in the design of the output transmission line where the characteristic impedance changes cell by cell and the output reverse termination is eliminated [57]. Proper design of the gate and drain lines and resizing of the individual cells will establish a reasonable load-line impedance for each cell.

Other issues affecting nonuniform distributed power amplifier (NDPA) performance include output line loss, drain–gate feedback, and drain voltage level required to provide power to a 50- Ω load. Each of these design problems can be reduced by using a balanced cascode configuration for individual cells [58]. The cascode configuration exhibits significantly reduced feedback and output conductance compared to a single common-




Fig. 38. Drain efficiency versus frequency at $P_{IN} = 32$ dBm for NDPA MMIC.




Fig. 39. Output power at $P_{IN} = 32$ dBm for NDPA MMIC.

source stage. With the common-source and common-gate stages balanced as shown in [58], the drain voltage can be increased as much as twofold without incurring breakdown issues.

Although device breakdown would support operation of the cascode cell up to a drain voltage of 80 V, the design becomes thermally limited. For CW operation, experience shows that 4–5 W/mm is the limit of dissipated power to maintain channel temperatures <200 °C. The dynamic self-heating feature of the nonlinear model is crucial for predicting this operation. For the five-stage design example shown in Fig. 37, this limit is a drain voltage of 50 V. This should give an output power into 50 Ω of

$$P_{OUT} = V_D^2 / (1.414 * 50) = 25 \text{ W.}$$

The measured performance of this amplifier is shown in Figs. 38 and 39. The amplifier produces 25 W of RF power up to 6 GHz with approximately 30% PAE. This shows that the cascode cell NDPA can be designed with a high-efficiency load line over a decade bandwidth.

VIII. VERY HIGH PAs

The majority of existing radar systems utilize technologies such as klystrons, magnetrons, or traveling-wave tube amplifiers (TWTAs) for their PAs. As end users demand more capability and operability for radar systems, they have been in search of more reliable cost-effective highly efficient, yet small-sized radar PAs. There have been two major independent approaches to overcome these challenges and to meet the needs—the first approach is to provide a miniaturized traveling-wave tube (TWT) to help make radar system smaller; the other approach is based on solid-state PAs using GaAs MES-FETs or Si bipolar transistors. More recently, GaN HEMTs have become a very promising technology for small-size



Fig. 40. Practical implementation of 1-kW *S*-band GaN HEMT PA [59].




Fig. 41. Measured output power and total line-up efficiency of 1-kW *S*-band PA [59].

high-efficiency PAs in the kilowatt range. Kwack *et al.* [59], for example, have described the design and manufacture of multistage *S*-band 1-kW pallets consisting of a pre-driver stage, driver stage, and four combined 300-W units. Fig. 40 shows detail of the complete 1-kW pallet.

As shown in Fig. 41, the SSPA successfully achieved output powers above 1 kW from 2900 to 3300 MHz. The efficiency of the whole PA, including the bias circuits, was about 34%. The output power was measured at the midpoint of the pulsewidth (100 ms with a 10% duty factor), and the efficiency was calculated using the peak current value during the pulse. During the pulse, the output power overshoots at the beginning of the pulse, and then gradually comes down with time, which is defined as power droop (the main cause of power droop being the thermal degradation of performance in the particular semiconductor technology, which for GaN is considerably better than either GaAs or Si due to the superior thermal conductivity of SiC).

IX. THERMAL MANAGEMENT AND PACKAGING

A systematic and consistent approach to the thermal modeling and measurement of GaN on SiC HEMT power transistors has been described [60]. Since the power density of such multilayered wide bandgap structures and assemblies can be very

high compared with other transistor technologies, the application of such an approach to the prediction of operating channel temperatures (and hence, product lifetime) is important. Both CW and transient (i.e., pulsed and digitally modulated) thermal resistances were calculated for a range of transistor structures and sizes as a function of power density, pulse length, and duty factor and compared with measured channel temperatures and RF parameters. The resulting thermal resistance values have then been imported into new “self-heating” large-signal models so that transistor channel temperatures and the resulting effects on RF performance such as gain, output power, and efficiency can be determined during the amplifier design phase.

GaN HEMT devices place considerable onus on the type of packaging used to house them because of the relatively high RF power density and resulting dissipated heat density from the die. Table V shows some of the commonly available materials used for commercial transistor packages that are suitable for many GaN HEMT devices. The most popular materials used today are copper–tungsten copper–molybdenum–copper, and copper–copper–molybdenum–copper. These materials not only have good thermal expansion coefficient matches to SiC, but also to the alumina ceramic materials most often employed for lead frames. All flange materials also need to have stable properties with regard to temperature, e.g., bowing and flatness, as well as suitable low surface roughness after plating allowing efficient, and void free die attach usually employing AuSn eutectic solder pre-forms.

PAEs for relatively narrowband CW PAs employing GaN can be high (typically greater than 60%), but in certain cases (such as high-frequency ultra-broadband MMICs), efficiencies can be in the low 20% region. In these cases, more exotic materials are required for die mounting such as aluminum diamond or silver diamond composites [61], [62], which have thermal conductivities two to three times that of copper-based materials. Such increases in thermal conductivity have a marked effect on the operating channel temperature of the transistors—typically lowering the temperature by 25% or so (thus, if with Cu–Mo–Cu the T_{CHANNEL} was 200 °C it will be reduced to 150 °C (using silver diamond)).

For pulsed applications, the situation is quite different. With almost an infinite number of pulsewidth and duty cycle combinations, an effective way of communicating the thermal resistance θ_{jc} versus time is essential. The best approach is plotting θ_{jc} versus time in a semi-log scale for several duty cycles. In order to perform transient thermal analysis, density and specific heat material properties must be used in addition to thermal conductivity for time constant calculations of each material. The density and specific heat values used are listed in Table VI.

Fig. 42 shows the transient thermal response of a 28.8-mm gatewidth GaN HEMT device in a 60-mil-thick CMC package dissipating 8 W/mm of power at 10%, 20%, 50% duty cycles. The transient response shows two distinct slopes of resistance versus time prior to full thermal saturation at approximately 400 ms. These two slopes can be attributed to the different transient thermal properties of the die and package. Fig. 43 shows how performing a transient thermal analysis with the same die, but mounted into a 40-mil-thick CuW package has the same thermal response during the first 100 ms, but is significantly

TABLE VI
MATERIAL PROPERTIES FOR TRANSIENT THERMAL ANALYSIS

Material	Density (gm/cm ³)	Specific Heat (J/KgC)
GaN	6.1	490
SiC	3.1	681
Au	19.32	126
AuSn	14.5	150
Cu	8.3	385
Mo	10.3	250




Fig. 42. Thermal resistance versus time for a 28.8-mm gatewidth GaN HEMT.




Fig. 43. Transient response of 28.8-mm gatewidth GaN HEMT in two different packages.

different after this point. The thermal resistance increase of the device with the CuW package can be explained by the slower thermal response of the material.

X. ROBUSTNESS

GaN HEMTs have been shown to survive output voltage standing-wave ratio (VSWR) mismatches well compared to Si LDMOSFETs and GaAs FETs. This can result in eliminating or simplifying protection circuitry and reducing field failure rates. The robustness is directly linked to the ability of the devices to handle large voltage and current swings for both transmitted and reflected RF power, as well as to deal with increased heat dissipation. Most GaN transistors are specified to withstand a 10:1 output mismatch VSWR at fully rated output power. For example, Quay *et al.* [63] have described a series of mismatch




Fig. 44. Output power and PAE of nominal 30-W PA versus 10:1 VSWR mismatch [63].




Fig. 45. Twelve 95-GHz GaN HEMT MMIC modules in a low-loss radial line combiner arrangement.

stress testing on a nominal 30-W device operating at 50 V under 10:1 VSWR. Fig. 44 shows the resultant degradation in output power and PAE as a function of output tuner position. The PAE, under certain tuner positions, can be as low as 7% with a corresponding drop in RF power to 4 W with a maximum channel temperature of 278 °C—even so the device did not fail.

XI. OTHER DEVELOPMENTS

Although commercially available GaN HEMT transistors and MMICs today are concentrated at frequencies below 18 GHz, a considerable amount of work has been achieved at much higher frequencies, indicating the potential for short gate-length devices. For example, Micovic *et al.* [64] have reported promising results for MMIC PAs at 88 GHz. The authors used $4 \times 37.5 \mu\text{m}$ wide devices having a gate length of $0.15 \mu\text{m}$ as the basic unit cell building blocks. The devices had extrinsic peak transconductances exceeding 360 mS/mm at $V_{DS} = 10 \text{ V}$, I_{DSS} of 0.8 A/mm, I_{MAX} of 1.2 A/mm, f_T exceeding 90 GHz, and f_{MAX} exceeding 200 GHz. Three-stage MMIC PAs had small-signal gains of 19.6 dB at 84 GHz. The peak power of a MMIC-based module was 842 mW at a drain bias of 14 V and a frequency of 88 GHz. Associated PAE of the

module at peak output power was 14.8% with associated gain of 9.3 dB. The output power of the module exceeded 560 mW over 84–95 GHz. Schellenberg *et al.* [65] have produced a solid-state PA with an output power of 5.2 W at 95 GHz and greater than 3 W over the 94–98.5-GHz band employing such MMICs. The results were achieved by combining 12 of the MMICs in a low-loss radial line combiner network, as shown in Fig. 45.

XII. CONCLUSION

This paper has attempted to give a broad review of GaN HEMTs in terms of their wide-bandgap advantages over other semiconductor technologies. An overview of a typical AlGaIn/GaN on SiC manufacturing technology was followed with a review of small- and large-signal models allowing the accurate design of both hybrid and monolithic circuits. An extensive description of various examples of broadband and high-efficiency PAs was given and followed by comments on thermal management and robustness. GaN HEMT technologies and applications have been and continue to be some of the most challenging and exciting in the RF and microwave industry [66].

ACKNOWLEDGMENT

The authors would like to thank numerous colleagues and coworkers for their successful work on wide-bandgap transistors, hybrid, and MMIC PAs. Acknowledgements are made particularly to those referenced authors that have provided examples of PAs covering a wide range of frequencies and power levels.

REFERENCES

- [1] *RF and Microwave Semiconductor Handbook*, M. Golio, Ed., Boca Raton, FL: CRC, 2003, ch. 3, p. 3.
- [2] D. Hobgood, M. Brady, W. Brixius, G. Fechko, R. Glass, D. Henshall, J. Jenny, R. Leonard, D. Malta, S. G. Muller, V. Tsvetkov, and C. Carter, "Status of large diameter SiC crystal growth for electronic and optical applications," *Silicon Carbide Rel. Mater.*, 1999 (Part 1), *Mater. Sci. Forum*, vol. 338–342, pp. 3–8, 2000.
- [3] S. T. Sheppard, W. L. Pribble, D. T. Emerson, Z. Ring, R. P. Smith, S. T. Allen, J. W. Milligan, and J. W. Palmour, "Technology development for GaN/AlGaIn HEMT hybrid and MMIC amplifiers on semi-insulating SiC substrates," in *Proc. IEEE/Cornell High Perform. Devices Conf.*, Ithaca, NY, Aug. 7–9, 2000, pp. 232–236, IEEE Cat. 00CH37122.
- [4] S. McGrath and T. Rodle, "Moving past the hype: Real opportunities for wide bandgap compound semiconductors in RF power markets," *CSMantech On-Line Dig.* 2005. [Online]. Available: <http://www.csmantech.org/Digests/2005/index2005.html>, Paper 1.4
- [5] F. Yamaki, K. Inoue, N. Ui, A. Kawana, and S. Sano, "A 65% drain efficiency GaN HEMT with 200 W peak power for 20 V to 65 V envelope tracking base station amplifier," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Baltimore, MD, Jun. 2011, Flash Drive.
- [6] E. Mitani, M. Aojima, A. Maekawa, and S. Sano, "An 800-W AlGaIn/GaN HEMT for S-band high-power application," *CSMantech On-Line Dig.* 2007. [Online]. Available: <http://www.csmantech.org/Digests/2007/2007%20Papers/11b.pdf>
- [7] R. Gaka, J. W. Wang, A. Osinsky, Q. Chen, M. A. Khan, A. O. Orlov, G. L. Snider, and M. S. Shur, "Electron transport in AlGaIn–GaN heterostructures grown on 6H-SiC substrates," *Appl. Phys. Lett.*, vol. 72, no. 6, pp. 707–709, Feb. 1998.
- [8] B. P. Keller *et al.*, "Metalorganic chemical vapor deposition growth of high optical quality and high mobility GaN," *J. Electron. Mater.*, vol. 24, pp. 1707–1709, Nov. 1995.
- [9] S. Keller *et al.*, "Metalorganic chemical vapor deposition of high mobility AlGaIn/GaN heterostructures," *J. Appl. Phys.*, vol. 86, pp. 5850–5857, Nov. 1999.
- [10] I. P. Smorchkova *et al.*, "Polarization-induced charge and electron mobility in AlGaIn/GaN heterostructures grown by plasma-assisted molecular-beam epitaxy," *J. Appl. Phys.*, vol. 86, no. 8, pp. 4520–4526, Oct. 1999.
- [11] Y. F. Wu, S. M. Wood, R. P. Smith, S. Sheppard, S. T. Allen, P. Parikh, and J. Milligan, "An internally-matched GaN HEMT amplifier with 550-watt peak power at 3.5 GHz," in *Int. Electron Devices Meeting*, Dec. 11–13, 2006, pp. 1–3.
- [12] Y. F. Wu *et al.*, "Very high breakdown voltage and large transconductance realized on GaN heterojunction field-effect transistors," *Appl. Phys. Lett.*, vol. 69, pp. 1438–1440, Sep. 1996.
- [13] O. Ambacher, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, W. J. Schaff, L. F. Eastman, R. Dimitrov, L. Wittmer, M. Stutzman, W. Rieger, and J. Hilsenbeck, "Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N- and Ga-face AlGaIn/GaN heterostructures," *J. Appl. Phys.*, vol. 85, no. 6, pp. 3222–3333, 1999.
- [14] Y. F. Wu, D. Kapolnek, J. P. Ibbetson, P. Parikh, B. P. Keller, and U. K. Mishra, "Very-high power density AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 48, pp. 586–590, 2001.
- [15] B. M. Green, K. K. Chu, E. M. Chumbes, J. A. Smart, J. R. Shealy, and L. F. Eastman, "The effect of surface passivation on the microwave characteristics of undoped AlGaIn/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 21, no. 6, pp. 268–270, Jun. 2000.
- [16] M. Rosker, "Wide bandgap semiconductor devices and MMICs: A DARPA perspective," in *Int. Compound Semiconduct. Manuf. Technol. Conf.*, New Orleans, LA, Apr. 2005, p. 1.2.
- [17] L. Shen, S. Heikman, B. Moran, R. Coffie, N. Q. Zhang, D. Buttari, I. P. Smorchkova, S. Keller, S. P. DenBaars, and U. K. Mishra, "AlGaIn/AlN/GaN high-power microwave HEMT," *IEEE Electron Device Lett.*, vol. 22, no. 10, pp. 457–459, Oct. 2001.
- [18] S. C. Binari, H. B. Dietrich, G. Kelner, L. B. Rowland, K. Doverspike, and D. K. Wickenden, "H, He, and N implant isolation of n-type GaN," *J. Appl. Phys.*, vol. 78, no. 5, pp. 3008–3011, 1995.
- [19] Y. F. Wu, M. Moore, A. Saxler, T. Wisleder, and P. Parikh, "40-W/mm double field-plated GaN HEMTs," in *64th Device Res. Conf.*, Jun. 2006, pp. 151–152.
- [20] Y. Okamoto, Y. Ando, K. Hataya, T. Nakayama, H. Miyamoto, T. Inoue, M. Senda, K. Hirata, M. Kosaki, N. Shibata, and M. Kuzuhara, "Improved power performance for a recessed-gate AlGaIn–GaN heterojunction FET with a field-modulating plate," *IEEE Trans. Microw. Theory Tech.*, vol. 52, no. 11, pp. 2536–2540, Nov. 2004.
- [21] L. Dunleavy, C. Baylis, W. Curtice, and R. Connick, "Modeling GaN: Powerful but challenging," *IEEE Microw. Mag.*, pp. 83–96, Oct. 2010.
- [22] J. Wood and D. Root, "A symmetric and thermally-de-embedded nonlinear FET model for wireless and microwave applications," in *IEEE MTT-S Int. Microw. Symp. Dig.*, 2004, pp. 35–38.
- [23] J. Verspecht and D. E. Root, "Polyharmonic distortion modeling," *IEEE Microw. Mag.*, no. 3, pp. 44–45, Jun. 2006.
- [24] H. Statz, P. Newman, I. Smith, R. Pucel, and H. Haus, "GaAs FET device and circuit simulation in spice," *IEEE Trans. Electron Devices*, vol. ED-34, no. 2, pp. 160–169, Feb. 1987.
- [25] A. Materka and T. Kacprzak, "Computer calculation of large-signal GaAs FET amplifier characteristics," *IEEE Trans. Microw. Theory Tech.*, vol. MTT-33, no. 2, pp. 129–135, Feb. 1985.
- [26] W. Curtice and M. Ettenberg, "A nonlinear GaAs FET model for use in the design of output circuits for power amplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. MTT-33, no. 12, pp. 1383–1393, Dec. 1985.
- [27] I. Angelov, H. Zirath, and N. Rorsman, "A new empirical nonlinear model for HEMT and MESFET devices," *IEEE Trans. Microw. Theory Tech.*, vol. 40, no. 12, pp. 2258–2266, Dec. 1992.
- [28] C. Fager, J. C. Pedro, N. B. de Carvalho, and H. Zirath, "Prediction of IMD in LDMOS transistor amplifiers using a new large-signal model," *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 12, pp. 2834–2842, Dec. 2002.
- [29] K. Jeon, Y. Kwon, and S. Hong, "A frequency dispersion model of GaAs MESFET for large-signal applications," *IEEE Microw. Guided Wave Lett.*, vol. 7, no. 3, pp. 78–80, Mar. 1997.
- [30] E. Filseth and M. Jachowski, "SPICE extensions dynamically model thermal properties," *EDN*, pp. 169–180, Apr. 1988.
- [31] A. Lazaro, L. Pradell, and J. O'Callaghan, "FET noise-parameter determination using a novel technique based on 50- Ω noise-figure measurements," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 3, pp. 315–324, Mar. 1999.
- [32] L. Dunleavy, 2009, Modelithics Inc., private communication.

- [33] D. Fitzpatrick and I. Miller, *Analog Behavioral Modeling With the Verilog-A Language*. Norwell, MA: Kluwer, 1998.
- [34] A. M. Darwish, A. Bayba, and H. A. Hung, "Thermal resistance calculation of AlGaN/GaN devices," *IEEE Trans. Microw. Theory Tech.*, vol. 52, no. 11, pp. 2611–2620, Nov. 2004.
- [35] N. Tuffly, A. Zhu, and T. J. Brazil, "Class-J RF power amplifier with wideband harmonic suppression," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Baltimore, MD, Jun. 2011, Flash Drive.
- [36] J. Moon, J. Kim, and B. Kim, "Investigation of a class-J power amplifier with a nonlinear coupler for optimized operation," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 11, pp. 2800–2811, Nov. 2010.
- [37] S. C. Cripps, *RF Power Amplifiers for Wireless Communications*, 2nd ed. Norwood, MA: Artech House, 2006.
- [38] P. J. Tasker, "Practical waveform engineering," *IEEE Microw. Mag.*, pp. 65–76, Dec. 2009.
- [39] S. El-Hamamsy, "Design of high efficiency RF class-D power amplifier," *IEEE Trans. Power Electron.*, vol. 9, no. 3, pp. 297–308, May 1994.
- [40] S. Lin, M. Eron, and S. Turner, "Development of broadband amplifier based on GaN HEMTs," in *IEEE Wamicon Conf. Dig.*, Clearwater, FL, Apr. 2011, CD.
- [41] V. Carrubba, J. Lees, J. Benedikt, P. J. Tasker, and S. C. Cripps, "A novel highly efficient broadband continuous class-F RFLPA delivering 74% average efficiency for an octave bandwidth," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Baltimore, MD, Jun. 2011, Flash Drive.
- [42] S. Lin and A. E. Fathy, "A 20 W GaN HEMT VHF/UHF class-D amplifier," in *IEEE Wamicon Conf. Dig.*, Clearwater, FL, Apr. 2011, CD.
- [43] K. Shi, D. A. Calvillo-Cortes, L. C. N. de Vreede, and F. van Rijs, "A compact 65 W 1.7 to 2.3 GHz class-E GaN power amplifier for base-stations," in *Eur. Microw. Conf. Dig.*, Manchester, U.K., Oct. 2011, pp. 542–545.
- [44] G. W. Choi, H. J. Kim, W. J. Hwang, S. W. Shin, J. J. Choi, and S. J. Ha, "High efficiency class-E tuned Doherty amplifier using GaN HEMT," in *IEEE MTT-S Int. Microw. Symp. Dig.*, 2009, pp. 925–928.
- [45] T. K. Mouthaan and K. M. Faulkner, "Load pull analysis of Chireix outphasing class-E power amplifiers," in *Proc. Asia-Pacific Microw. Conf.*, Dec. 2009, pp. 2180–2183.
- [46] M. P. van der Heijden, M. Acar, J. S. Vromans, and D. A. Calvillo-Cortes, "A 19 W high-efficiency wideband CMOS-GaN class-E chireix RF outphasing power amplifier," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Baltimore, MD, Jun. 2011, Flash Drive.
- [47] D. Schmelzer and S. I. Long, "A GaN HEMT class F amplifier at 2 GHz with >80% PAE," in *IEEE Compound Semiconduct. IC Symp.*, 2006, pp. 96–99.
- [48] B. Kim, I. Kim, and J. Moon, "Advanced Doherty architecture," *IEEE Microw. Mag.*, vol. 5, pp. 72–86, Aug. 2010.
- [49] A. Grebennikov, "A high-efficiency 100-W four-stage Doherty GaN HEMT power amplifier module for WCDMA systems," in *ARMMS Conf.*, Apr. 2011. [Online]. Available: www.armms.org
- [50] M. J. Pelk, W. C. E. Neo, J. R. Gajadharsing, R. S. Pengelly, and L. C. N. de Vreede, "A high-efficiency 100-W GaN three-way Doherty amplifier for base-station applications," *IEEE Trans. Microw. Theory Tech.*, vol. 56, no. 7, pp. 1582–1591, Jul. 2008.
- [51] W. C. E. Neo, J. Qureshi, M. J. Pelk, J. R. Gajadharsing, and L. C. N. de Vreede, "A mixed-signal approach towards linear and efficient N-way Doherty amplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. 55, no. 5, pp. 866–879, May 2007.
- [52] P. Draxler, S. Lanfranco, D. Kimball, C. Hsia, J. Jeong, J. Van de Sluis, and P. M. Asbeck, "High efficiency envelope tracking LDMOS power amplifier for W-CDMA," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2006, pp. 1534–1537.
- [53] C. Steinbeiser, T. Landon, G. Burgin, O. Krutko, J. Haley, P. Page, D. Kimball, and P. M. Asbeck, "HVHBT Doherty and envelope tracking PAs for high efficiency WCDMA and WiMAX basestation applications," in *IEEE Power Amplifier Symp.*, Jan. 2009, pp. 57–61.
- [54] A. Cidronali, N. Giovannelli, T. Vlasits, R. Hernaman, and G. Manes, "A 240 W dual-band 870 and 2140 MHz envelope tracking GaN PA designed by a probability distribution conscious approach," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Baltimore, MD, Jun. 2011, Flash Drive.
- [55] S. Wood, C. Platis, D. Farrell, B. Millon, B. Pribble, P. Smith, R. Pengelly, and J. Milligan, "Advances in high power GaN HEMT transistors," *Microw. Eng. Europe*, pp. 2–7, May 2009.
- [56] J. Beyer, S. N. Prasad, R. Becker, J. E. Nordman, and G. K. Hohenwarter, "MESFET distributed amplifier design guidelines," *IEEE Trans. Microw. Theory Tech.*, vol. MTT-32, no. 3, pp. 268–275, Mar. 1984.
- [57] G. Vendelin, A. Pavio, and U. Rohde, *Microwave Circuit Design Using Linear and Nonlinear Techniques*. Hoboken, NJ: Wiley, 2005.
- [58] A. Inoue, S. Goto, T. Kunii, T. Ishikawa, and Y. Matsuda, "A high efficiency, high voltage, balanced cascode FET," in *IEEE MTT-S Int. Microw. Symp. Dig.*, 2005, pp. 669–672.
- [59] J. Kwack, K. Kim, and S. Cho, "1 kW S-band solid state radar amplifier," in *IEEE Wamicon Conf. Dig.*, Clearwater, FL, Apr. 2011, CD.
- [60] A. Prejs, S. Wood, R. Pengelly, and W. Pribble, "Thermal analysis and its application to high power GaN HEMT amplifiers," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Boston, MA, Jun. 2009, pp. 917–920.
- [61] K. Loutfy, "Aluminum diamond meets cost and technical challenges for removing heat from GaN devices," *Microw. Product Dig.*, pp. 14, 54–60, Jun. 2011.
- [62] O. Vendier *et al.*, "AGAPAC: Advanced GaN package for space," Thales Alenia Space, France. [Online]. Available: http://ec.europa.eu/enterprise/newsroom/cf/_getdocument.cfm?doc_id=6484, O. Vendier, Proj. Coordinator
- [63] R. Quay, M. Musser, F. van Raay, T. Maier, and M. Mikulla, "Managing power density of high-power GaN devices," in *IEEE MTT-S Int. Microw. Symp. Workshop Dig.*, Boston, MA, 2009, pp. 71–86, Workshop Notes WMF "Is GaN ready for system insertion?"
- [64] M. Micovic, A. Kurdoghlian, K. Shinohara, S. Burnham, I. Milosavljevic, M. Hu, A. Corrión, A. Fung, R. Lin, L. Samoska, P. Kangaslahti, B. Lambrightsen, P. Goldsmith, W. S. Wong, A. Schmitz, P. Hashimoto, P. J. Willadsen, and D. H. Chow, "W-band GaN MMIC with 842 mW output power at 88 GHz," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2010, Flash Drive.
- [65] J. Schellenberg, E. Watkins, M. Micovic, B. Kim, and K. Han, "W-band, 5 W solid-state power amplifier/combiner," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2010, Flash Drive.
- [66] R. Quay, *Gallium Nitride Electronics*, ser. Mater. Sci. Berlin, Germany: Springer, 2008.



Raymond S. Pengelly (M'86–F'11) received the B.Sc. and M.Sc. degrees from Southampton University, Southampton, U.K., in 1969 and 1973, respectively.

From 1969 to 1986, he was with the Plessey Company, both Romsey and Towcester, U.K., where he was involved in a variety of engineering roles with increasing seniority. From 1978 to 1986, he managed the world-renowned GaAs MMIC Department, Plessey Research, Caswell, U.K. In 1986, he was with the Tachonics Corporation, Princeton, NJ,

where he was Executive Director of Design for analog and microwave GaAs MMICs. In 1989, he joined Compact Software, Paterson, NJ, as Vice President of Marketing and Sales, where he was responsible for the development of state-of-the-art computer-aided design tools to the RF, microwave, and lightwave industries. Beginning in 1993, he was with Raytheon Commercial Electronics, Andover, Massachusetts, in a number of positions including MMIC Design and Product Development Manager and Director of Advanced Products and New Techniques. Under these capacities, he managed a growing team to develop new products for emerging markets including PAs for wireless local loop applications using pHEMT technology, Si-Ge mixed signal products, flip-chip and chip scale packaging, as well as new subsystem techniques such as I/Q pre-distortion. Since August 1999, he has been with Cree Inc., Durham, NC, where he was initially the General Manager for Cree Microwave responsible for bringing Cree Inc.'s wide-bandgap transistor technology to the commercial marketplace. From September 2005 to the present, he has been responsible for strategic business development of wide-bandgap technologies for RF and microwave applications for Cree Inc., and most recently has been involved in the commercial release of GaN HEMT transistors and MMICs for general-purpose and telecommunications applications. He has authored or coauthored over 120 technical papers and four technical books. He holds 14 patents.

Mr. Pengelly is a Fellow of the Institution of Engineering Technology (IET).



Simon M. Wood (M'99) received the Bachelor of Engineering degree from the University of Bradford, Bradford, U.K., in 1995.

He began his career in electronics with Marconi Instruments Ltd., Stevenage, U.K., where he designed front-end modules for RF test equipment. In 1998, he joined Raytheon Microelectronics, Andover, MA, where he was involved in the design of MMIC PAs for cell-phone applications. In 2000, he joined Cree Inc., Durham, NC, where he has designed amplifiers using SiC MESFET, Si LDMOS, and more recently,

GaN HEMT devices. Since November 2005, he has been Manager of Product Development with Cree Inc. In his professional activities, he has authored or coauthored numerous magazine papers and has presented papers and led workshops at international conferences. He holds six U.S. patents in amplifier design.

Mr. Wood was the secretary of the Steering Committee for the 2006 IEEE Microwave Theory and Techniques Society (IEEE MTT-S) International Microwave Symposium (IMS), San Francisco, CA.



James W. Milligan (M'84) began his career in 1984 with General Electric, where he was involved with the design of solid-state phased-array antennas, transmit/receive (T/R) modules, and GaAs monolithic microwave integratex circuit (MMIC) PAs. In 1994, he joined Lockheed Martin, Moorestown, NJ, where he was responsible for the design and development of advanced phased-array antenna systems, T/R modules, and MMIC power-amplifier technology. In 1999, he joined Cree Inc., Durham, NC, where he has held positions of increasing

responsibility including the management of Cree Inc.'s RF/Microwave Design Group. He is currently the Director of Cree Inc.'s RF and Microwave Business Segment and is responsible for GaN RF transistor products, MMIC Foundry services, and new product development activities for commercial and military applications.



Scott T. Sheppard (S'85–M'90) received the BSEE degree from the University of Southwestern Louisiana, Lafayette, in 1989, and the Ph.D. degree from Purdue University, West Lafayette, IN, in 1995.

He was involved in the development of wide-bandgap semiconductors for 19 years. While with Purdue University, his primary interests were the development of MOS technology for devices and circuits using silicon carbide. From 1995 to 1996, he was with the Daimler Benz Research Institute, Frankfurt, Germany, where he developed basic

process technology for high-temperature JFETs in SiC. Over the 15 years with Cree Inc., Durham, NC, he has developed processes and device structures for high-temperature SiC CMOS, III-nitride blue laser diodes and microwave GaN HEMT discretes and MMICs. He has primarily been responsible for process development and process integration of MMIC technology for PAs, low-noise amplifiers, and limiters with the GaN-on-SiC platform and currently manages a Research and Development Group that brings new device concepts to market.

Dr. Sheppard was the recipient of the National Science Foundation (NSF) International Postdoctoral Fellowship (1995–1996).



William L. Pribble (S'86–M'90) received the B.S. degree in electrical engineering from the Virginia Polytechnic Institute and State University, Blacksburg, in 1987, and the M.S.E.E. degree from North Carolina State University, Raleigh, in 1990.

In 1990, he was with the GaAs Technology Center, ITT, where he was involved with power FET characterization and modeling and designed PAs of varying bandwidths from 1 to 18 GHz. In 1997, he joined Cree Inc., Durham, NC, where he has been involved in all phases of wide-bandgap device characteriza-

tion, modeling, and amplifier design. He has authored or coauthored several papers.

Mr. Pribble has contributed to a number of IEEE Microwave Theory and Techniques Society (IEEE MTT-S) workshops.