Engineering

# Industrial \& Management Engineering fields 

# A test methodology for interconnect structures of LUT-based FPGAs 

Hiroyuki Michinishi* Tokumi Yokohira ${ }^{\dagger}$ Takuji Okamoto ${ }^{\ddagger}$<br>Tomoo Inoue** Hideo Fujiwara ${ }^{\dagger \dagger}$

[^0]
# A Test Methodology for Interconnect Structures of LUT-Based FPGAs 

Hiroyuki Michinishi, Tokumi Yokohira, Takuji Okamoto<br>Department of Information Technology<br>Faculty of Engineering, Okayama University<br>3-1-1, Tsushima-naka, Okayama, 700 Japan<br>Tomoo Inoue, Hideo Fujiwara<br>Graduate School of Information Science<br>Nara Institute of Science and Technology<br>8916-5, Takayama, Ikoma, Nara, 630-01 Japan


#### Abstract

In this paper, we consider testing for programmable interconnect structures of look-up table based FPGAs. The interconnect structure considered in the paper consists of interconnecting wires and programmable points (switches) to join them. As fault models, stuck-at faults of the wires, and extra-device faults and missing-device faults of the programmable points are considered. We heuristically derive test proceduresfor the faults and then show their validnesses and complexities.


## 1 Introduction

Field programmable gate arrays (FPGAs) are modern logic devices which can be programmed to implement logic circuits in the field[1,2]. There are many different architectures of FPGAs driven by different programming technologies. FPGAs with SRAM-based architecture, also called look-up table based FPGAs[1-3], are the most popular ones. Such types of FPGAs are called FPGAs briefly in this paper. FPGA consists of an array of identical configurable (programmable) logic blocks (CLBs), programmable I/O blocks (IOBs) and programmable interconnect structures. At present, FPGAs are widely used in rapid system prototypings and system reconfigurations, because of their reprogrammability.

Some researchers[4,5] have proposed testing for programmed FPGAs, in which logic circuits are implemented, but it is not applicable to test for unprogrammed FPGAs at the manufacturing time. On the other hand, we have considered testing for unprogrammed FPGAs and proposed simultaneous testing for all look-up tables (LUTs) of FPGAs under two different programming schemes; one for sequen-
tial loading programming scheme and the other for random access loading one[6]. This simultaneous testing ensures that all the corresponding programmed logic circuits on the FPGAs are fault-free, and the number of programs required for the testing is independent of the array size of the FPGAs. Testing for other components, however, have not been proposed there. In this paper, we present testing for programmable interconnect structures in the FPGAs with sequential loading.

Programmable interconnect structures are used to connect CLBs each other and consist of switch matrices (SMs) and programmable switch blocks (PSBs). In this paper, we focus on testing for PSBs. Each of them is divided into three segments, (i) wires between adjacent two SMs, (ii) wires connected to IOBs and switches to connect them to segment (i), and (iii) wires connected to CLBs and switches to connect them to segment (i).

In this paper, we show architecture of FPGAs, fault model of PSBs and test strategy. The strategy is to consider test procedures for the segments (i), (ii) and (iii) in this order, so that they are easily derived. We then derive the procedures and prove their validnesses.

## 2 FPGA architecture and interconnect structures

The architecture of FPGA is illustrated in Fig. 1. CLBs are circuits to implement logic functions, and PSBs ( $\mathrm{PSB}_{1} \sim$ $\mathrm{PSB}_{6}$ ) and SMs are structures to connect CLBs each other. IOBs are circuits to connect the FPGA with external inputs/outputs. In addition to the circuits and the structures, the FPGA is equipped with a programming facility which is used to determine its function but not shown in Fig. 1. It is assumed in the succeeding discussions that the array size (the number of CLBs) of the FPGA is $N \times N$.

Every CLB consists of one look-up table (LUT), two multiplexers (MUX1 and MUX2) and one D flip-flop (DFF) as shown in Fig. 2. $r_{1}, r_{2}, \cdots, r_{2^{3 k}}, r_{M 1}$ and $r_{M 2}$ show SRAM cells, each of which is loaded with 0 or 1 at programming. When an input pattern ( $x_{1}, x_{2}, \cdots, x_{3 k}$ ) is applied to the LUT as an address, the content of the corresponding SRAM cell is read out as its output $f$. Thus, an arbitrary logic function of $3 k$ variables can be realized. The output of MUX1 is $f$ if $r_{M 1}=0$, otherwise the logical value on the wire $y$. Similarly, the logical value on the wire $z$ is $f$ if $r_{M 2}=0$, otherwise $q$ (the output of the DFF).

PSBs are divided into six types, $\mathrm{PSB}_{1} \sim \mathrm{PSB}_{6}$ as shown in Fig. 1. Fig. 3 shows four PSBs, $\mathrm{PSB}_{1} \sim \mathrm{PSB}_{4}$, which surround the CLB located in the upper left corner of the FPGA. Each PSB has $n$ wires to connect adjacent two SMs each other. In addition, $\mathrm{PSB}_{1}$ and $\mathrm{PSB}_{3}$ have $k+4$ and $2 k$ vertical wires, respectively, and $\mathrm{PSB}_{2}$ and $\mathrm{PSB}_{4}$ have $k+5$ and $k+2$ horizontal wires, respectively. Small circles show switches (each of them is referred to as PS in this paper) to control connectivities of the corresponding cross points according to the contents of SRAM cells appended to them. Each PS joins the corresponding two wires each other if and only if the content of the corresponding SRAM cell is 1 . Two triangles located in an IOB show three-state buffers which are controlled by the corresponding SRAM cells $r_{B i}$ 's $(i=1,2)$. Each of them is closed if and only if the content of the corresponding SRAM cell is 1 . Each SM is a collection of switches which can connect every input wire with an arbitrary number of other wires, where any two wires from a PSB can not be connected. The connectivities of the switches are controlled by the contents of the corresponding SRAM cells (if and only if the content of an SRAM cell is 1 , the corresponding switch connects the corresponding two wires each other).

We must load all the SRAM cells with logical values for the configuration of the FPGA. If we want to change a part of them after the configuration, we must reload all the SRAM cells.

Hereafter, for simplicity of the descriptions, a wire $w$ between adjacent two SMs, a wire connecting $w$ with a CLB and a wire connecting $w$ with an IOB are referred to as $\mathrm{W}_{\mathrm{PSB}}, \mathrm{W}_{\mathrm{CLB}}$ and $\mathrm{W}_{\mathrm{IOB}}$, respectively, and PSs on a $\mathrm{W}_{\mathrm{CLB}}$ and a $W_{I O B}$ are referred to as $S_{C L B}$ and $S_{\text {IOB }}$, respectively.

## 3 Fault model and test strategy

It is assumed in this paper that no circuits (including the programming facility) and no structures have any fault except at most one PSB which may have multiple faults. We consider stuck-at faults (SAFs) of wires, and extra-device faults (EDFs) and missing-device faults (MDFs) of PSs, where an EDF and an MDF are such faults that PSs are stuck at joint and disjoint states, respectively.


Figure 1. Architecture of FPGA


Figure 2. Structure of CLB


Figure 3. PSBs and SMs surrounding a CLB

For simplicity of the succeeding discussions, the following assumptions are introduced with respect to logical values on wires.
(A1) If a wire has any SAF, the logical value on it is invariant regardless of observed positions.
(A2) The logical value on an isolated wire is fixed at either 0 or 1 , where an isolated wire is one in such a situation that it is floating from any drive source.
(A3) Assume that two wires are respectively driven from independent sources. Then, even if they are joined each other by a PS at joint state, logical values on them remain unchanged.
(A4) Assume that two wires $l_{1}$ and $l_{2}$ are respectively driven from independent sources. Then, even if they are joined each other through an isolated wire $l_{3}$ with two PSs at joint states, logical values on $l_{1}$ and $l_{2}$ remain unchanged and the logical value on $l_{3}$ is fixed at either 0 or 1.

Under the assumptions mentioned above, we will consider testing for $W_{\text {PSB }}$ 's, $W_{\text {CLB }}$ 's, $W_{\text {IOB }}$ 's, $S_{\text {CLB }}$ 's and $S_{\text {IOB }}$ 's. The strategy is as follows. First, we will derive such a test procedure that if at least one $\mathrm{W}_{\text {PSB }}$ has any SAF, then some incorrect output appears independent of the presence of other faults. Second, under the condition that no $W_{\text {PSB }}$ has any SAF, we will derive such a test procedure that if at least one of $\mathrm{W}_{\text {IOB }}$ 's and $\mathrm{S}_{\text {IOB }}$ 's has any fault, then some incorrect output appears independent of the presence of faults at $W_{\text {CLB }}$ 's and $\mathrm{S}_{\text {CLB }}$ 's. Finally, under the same condition as the second procedure, we will derive such a test procedure that if at least one of $W_{\text {CLB }}$ 's and $\mathrm{S}_{\mathrm{CLB}}$ 's has any fault, then some incorrect output appears independent of the presence of faults at $\mathrm{W}_{\mathrm{IOB}}$ 's and $\mathrm{S}_{\mathrm{IOB}}$ 's. Using the three procedures, some incorrect output appears if any one of PSBs has at least one fault. Thus, we can attain $100 \%$ fault coverage.

It is assumed in the succeeding sections that the contents of SRAM cells to which we do not refer are Os, and any wire to which no test pattern is applied is isolated if it does not have any SAF and the logical value does not propagate to it.

## 4 Test procedure for $\mathrm{W}_{\text {PSB }}$ 's

Let $v_{j}(1 \leq j \leq n)$ be the $j$-th $\mathrm{W}_{\mathrm{PSB}}$ from the left (top) in each of $\mathrm{PSB}_{2}$ 's, $\mathrm{PSB}_{4}$ 's and $\mathrm{PSB}_{6}$ 's $\left(\mathrm{PSB}_{1}\right.$ 's, $\mathrm{PSB}_{3}$ 's and $\mathrm{PSB}_{5}$ 's) in Fig. 1.

We first consider SAFs at an arbitrary number of $W_{\text {PSB }}$ 's in any one of $\mathrm{PSB}_{2}$ 's, $\mathrm{PSB}_{4}$ 's and $\mathrm{PSB}_{6}$ 's. If there exist such faults, the following test procedure produces some incorrect output.
[TP-1: Test procedure for $\mathrm{W}_{\mathrm{PSB}}$ 's of $\mathrm{PSB}_{2}$ 's, $\mathrm{PSB}_{4}$ 's and $\mathrm{PSB}_{6}$ 's] Execute (1) and (2) for $j=1,2, \cdots, n$ (see Fig. 4).
(1) Program so that (a) all $v_{j}$ 's of $\mathrm{PSB}_{2}$ 's, $\mathrm{PSB}_{4}$ 's and $\mathrm{PSB}_{6}$ 's are joined through SMs as shown by a bold line in

Fig. 4, (b) $v_{j}$ of the $\mathrm{PSB}_{2}$ located in the upper left corner is connected with a $\mathrm{W}_{\mathrm{IOB}}\left(w_{1}\right)$ for the input and the corresponding three-state buffer in the corresponding IOB is closed, and (c) $v_{j}$ of the $\mathrm{PSB}_{6}$ located in the lower right corner is connected with a $\mathrm{W}_{\mathrm{IOB}}\left(w_{2}\right)$ for the output and the corresponding three-state buffer is closed.
(2) Apply 0 and 1 to $w_{1}$ as two test patterns, and observe logical values on $w_{2}$ as the outputs.
In Fig. 4, black PSs mean that they are programmed so as to be in joint states.


Figure 4. Program and test patterns for testing of $W_{\text {PSB }}$ 's

Prior to the proof of the validness of TP-1, we introduce the following lemma.
[Lemma 1] Assume that there exists any SAF at any wire of $\mathrm{W}_{\mathrm{PSB}}$ 's, $\mathrm{W}_{\text {CLB }}$ 's and $\mathrm{W}_{\text {IOB }}$ 's. Then, the logical value on it does not change even if the changes of logical values occur at an arbitrary number of wires except it in the FPGA.

The proof is trivial from the assumptions (A1), (A3) and (A4). Using the lemma, the validness of TP-1 is proved as follows.
[Proof of the validness of TP-1] It is trivial that if the FPGA has no faults, the logical value on $w_{2}$ is always identical to that on $w_{1}$ in the procedure (2). On the other hand, if at least one of $\mathrm{W}_{\text {PSB }}$ 's in any one PSB has any SAF, the logical value on $w_{2}$ is as follows.

Assume that there exists any $\operatorname{SAF}$ at $v_{j}$ of the $\mathrm{PSB}_{2}$ located in the upper left corner. The logical value on the $v_{j}$ is invariant from Lemma 1 independently of the logical values on $w_{1}$. On the other hand, since a single PSB fault model is introduced in this paper, all SMs and all PSBs except the $\mathrm{PSB}_{2}$ have no faults. The logical value on the $v_{j}$ therefore propagates to $w_{2}$. Thus, the logical value on $w_{2}$ is invariant.

Next, assume that there exists any SAF at $v_{j}$ of the $\mathrm{PSB}_{6}$ located in the lower right corner of the FPGA. (a) The logical value on the $v_{j}$ is invariant from Lemma 1 regardless of the logical values on $w_{1}$. And (b)since a single PSB fault model is assumed, two SMs on the top and bottom of the
$\mathrm{PSB}_{6}$ propagate logical values to no $\mathrm{W}_{\mathrm{PSB}}$ 's except the $v_{j}$. From (a), (b) and the assumptions (A2) $\sim$ (A4), all $\mathrm{W}_{\text {PSB's }}$ are unchanged. Therefore, the logical value on $w_{2}$ is unchanged.

Finally, if there exists any SAF at $v_{j}$ of any one of PSBs except the $\mathrm{PSB}_{2}$ and the $\mathrm{PSB}_{6}$ mentioned above, the fixed logical value on the $v_{j}$ propagates to $w_{2}$.

Similarly, the test procedure for $\mathrm{PSB}_{1}$ 's, $\mathrm{PSB}_{3}$ 's and $\mathrm{PSB}_{5}$ 's can be obtained by replacing $\mathrm{PSB}_{2}$ 's, $\mathrm{PSB}_{4}$ 's and $\mathrm{PSB}_{6}$ 's in TP-1 with $\mathrm{PSB}_{1}$ 's, $\mathrm{PSB}_{3}$ 's and $\mathrm{PSB}_{5}$ 's, respectively.

Thus, the number of programs required for testing of all PSBs is $2 n$.

## 5 Test procedure for $W_{\text {IOB }}$ 's and $S_{\text {IOB }}$ 's

In this section, we consider testing for $W_{\text {IOB }}$ 's and $S_{\text {IOB }}$ 's under the assumption that no $W_{\text {PSB }}$ has any SAF. First, we present a test procedure for a single PSB. Second, we extend it to a test procedure for all PSBs.

Fig. 5 illustrates layout of wires and PSs in a single PSB, where the symbols $a_{i j}$ 's, $w_{i}$ 's and $v_{j}$ 's $(1 \leq i \leq 4 ; 1 \leq j \leq$ $n$ ) show $\mathrm{S}_{\mathrm{IOB}}$ 's, $\mathrm{W}_{\mathrm{IOB}}$ 's and $\mathrm{W}_{\mathrm{PSB}}$ 's, respectively, and $I O_{l}$ 's ( $1 \leq l \leq 2$ ) and $A_{j}$ 's show I/O terminals and boundary points between the PSB and the SM, respectively, and $T B_{i}$ 's show three-state buffers. If at least one of $w_{i}$ 's and $a_{i j}$ 's has any fault, then the following procedure produces some incorrect output.
[TP-2 : Test procedure for $\mathrm{W}_{\mathrm{IOB}}$ 's and $\mathrm{S}_{\mathrm{IOB}}$ 's] (see Fig. 5)
(1) Execute (1-1) and (1-2) for $m=1,2$.
(1-1) Program so that $T B_{2 m-1}$ is closed and any one $\left(a_{2 m-1 j^{*}}\right)$ of $a_{2 m-1 j}$ 's is in joint state.
(1-2) Apply 0 and 1 to $I O_{m}$ as two test patterns, and observe the outputs at $A_{j^{*}}$.
(2) Execute (2-1) and (2-2) for $m=1,2$.
(2-1) Program so that $T B_{2 m}$ is closed and any one ( $a_{2 m j^{*}}$ ) of $a_{2 m j}$ 's is in joint state.
(2-2) Apply 0 and 1 to $A_{j^{*}}$ as two test patterns, and observe the outputs at $I O_{m}$.
(3) Execute (3-1) and (3-2) for $m=1,2$.
(3-1) Program so that $T B_{2 m-1}$ is closed.
(3-2) Apply 0 and 1 to $I O_{m}$ as two test patterns, and observe the outputs at $A_{1} \sim A_{n}$.
(4) Execute (4-1) and (4-2) for $m=1,2$.
(4-1) Program so that $T B_{2 m}$ is closed.
(4-2) Apply all 0 s and all 1 s to $A_{1} \sim A_{n}$ as two test patterns, and observe the outputs at $I O_{m}$.
(5) Execute (5-1) and (5-2) for $j=1,2, \cdots, n$.
(5-1) Program so that $T B_{1}$ and $T B_{4}$ are closed, and $a_{1 j}$ and $a_{4 j}$ are in joint states.
(5-2) Apply 0 and 1 to $I O_{1}$ as two test patterns, and observe the outputs at $\mathrm{IO}_{2}$.
(6) Execute the procedure which is obtained by replacing $T B_{1}, T B_{4}, a_{1 j}, a_{4 j}, I O_{1}$ and $I O_{2}$ in the procedure (5) with $T B_{3}, T B_{2}, a_{3 j}, a_{2 j}, I O_{2}$ and $I O_{1}$, respectively.


Figure 5. Layout of $\mathrm{W}_{\mathrm{PSB}}$ 's, $\mathrm{W}_{\mathrm{IOB}}$ 's and $\mathrm{S}_{\mathrm{IOB}}$ 's in a single PSB

The validness of TP-2 can be proved as follows.
[Proof of the validness of TP-2] It is trivial that if the FPGA has no faults, the logical values appeared at the outputs (observation points) in the procedures (1-2), (2-2), (52 ) and (6-2) coincide with those of the corresponding test patterns, and two logical values at each output in each of the procedures (3-2) and (4-2) are equal each other. On the other hand, if at least one of $w_{i}$ 's and $a_{i j}$ 's has any fault, the outputs are as follows.

Assume that $w_{2 m-1}$ has any SAF for some $m$. Then, from Lemma 1, the logical values at $I O_{m}$ can not propagate to $w_{2 m-1}$ in the procedure (1-2), consequently to $A_{j *}$. Therefore, the logical value at $A_{j *}$ is unchanged independently of the logical value at $I O_{m}$. A similar discussion holds in the procedure (2-2). Thus, it can be assumed in the following discussions that no $w_{i}(1 \leq i \leq 4)$ has any SAF.

Assume that $a_{2 m-1 j}$ has an EDF for some $m$ and some $j$. Then, the logical value at $I O_{m}$ propagates to $A_{j}$ in the procedure (3-2), since $w_{2 m-1}$ and $v_{j}$ have no SAFs. Therefore, the logical value at $A_{j}$ coincides with the corresponding test pattern. A similar discussion holds in the procedure (4-2). Thus, it is assumed in the following discussions that no $a_{i j}$ $(1 \leq i \leq 4 ; 1 \leq j \leq n)$ has an EDF.

Assume that $a_{1 j}$ has an MDF for some $j$. Then, the logical value at $I O_{1}$ can not propagate to $v_{j}$ in the procedure (5-2) of the $j$-th step, consequently to $w_{4}$. Thus, the logical value at $I O_{2}$ is kept unchanged. Similar discussions hold for $a_{4 j}$, and for $a_{3 j}$ and $a_{2 j}$ in the procedure (6-2).

Next, we consider the extension of TP-2 to a test pro-
cedure for simultaneous testing of several PSBs. Programming each couple of $w_{2 m-1}$ (for input; $m=1,2$ ) and $w_{2 m}$ (for output) through an SM as shown in Fig. 6(a), the procedures (1) and (2) can be simultaneously executed. Moreover, it is trivial that the procedure (5) (the procedure (6)) for each $j$ can be executed for all PSBs simultaneously as shown in Fig. 6(b). Thus, in addition to executions of these procedures, if we execute the procedure (3) $4 N$ times and the procedure (4) $4 N$ times (note that $4 N$ is the number of pairs of two IOBs in the FPGA), then testing of $W_{\text {IOB }}$ 's and $\mathrm{S}_{\text {IOB }}$ 's in all PSBs can be attained. Therefore, the number of programs required for the testing is $16 N+2 n+4$.


Figure 6. Scheme for simultaneous testing of $\mathrm{W}_{\mathrm{IOB}}$ 's and $\mathrm{S}_{\mathrm{IOB}}$ 's

## 6 Test procedure for $\mathrm{W}_{\mathrm{CLB}}$ 's and $\mathrm{S}_{\mathrm{CLB}}$ 's

For simplicity, we refer to $\mathrm{W}_{\text {CLB }}$ 's for inputs of LUTs and for inputs of MUX1s and outputs of MUX2 (see Fig. 2) as $\mathrm{W}_{\mathrm{LUT}}$ 's and $\mathrm{W}_{\mathrm{yz}}$ 's, respectively, and refer to $\mathrm{S}_{\mathrm{CLB}}$ 's on $\mathrm{W}_{\text {Lut }}$ 's and $\mathrm{W}_{\mathrm{yz}}$ 's as $S_{\mathrm{Lut}}$ 's and $\mathrm{S}_{\mathrm{yz}}$ 's, respectively.

We first present a test procedure for $W_{\text {LUT }}$ 's and $\mathrm{S}_{\text {LUT }}$ 's under the assumption that no $W_{\text {PSB }}$ has any SAF. Fig. 7 illustrates layout of wires and PSS in three PSBs which surround a CLB, where the symbols $b_{i j}$ 's, $h_{i}$ 's and $v_{j}$ 's $(1 \leq i \leq k$; $1 \leq j \leq n$ ) show $\mathrm{S}_{\mathrm{LUT}}$ 's, $\mathrm{W}_{\mathrm{LUT}}$ 's and $\mathrm{W}_{\mathrm{PSB}}$ 's, respectively, and $A_{j}$ 's and $B_{j}$ 's show boundary points between PSBs and SMs. If at least one of $h_{i}$ 's and $b_{i j}$ 's in any one of the three PSBs has any fault, then the following test procedure produces some incorrect output.
[TP-3 : Test procedure for $W_{\text {LUT }}$ 's and $\mathrm{S}_{\mathrm{LUT}}$ 's] Execute (1) and (2) for $j=1,2, \cdots, n$ (see Fig. 7).
(1) Execute (1-1) and (1-2).
(1-1) Program so that (a) all $b_{i j}$ 's $(1 \leq i \leq k)$ of the three PSBs are in joint states, (b) all $v_{j *}$ 's $\left(1 \leq j^{*} \leq\right.$ $n$ ) of the three PSBs are connected through SMs as


Figure 7. Test scheme for $W_{\text {LUT }}$ 's and $S_{\text {LUT }}$ 's in three PSBs
shown in Fig. 7, (c) the contents of SRAM cells $r_{1}$ and $r_{2} \sim r_{2^{3 k}}$ are 0 and 1 s , respectively.
(1-2) Apply 0 to $A_{j}$ as the test pattern, and observe the logical value on $z$ and the logical value at each $B_{j^{*}}$ $\left(1 \leq j^{*} \leq n\right)$.
(2) Execute (2-1) and (2-2).
(2-1) Program so that (a) and (b) in the procedure (11) are attained, and the contents of SRAM cells $r_{1} \sim$ $r_{2^{3 k}-1}$ and $r_{2^{3 k}}$ are 1 s and 0 , respectively.
(2-2) Apply 1 to $A_{j}$ as the test pattern, and observe the logical value on $z$ and the logical value at each $B_{j^{*}}$ $\left(1 \leq j^{*} \leq n\right)$.
The validness of TP- 3 can be proved as follows.
[Proof of the validness of TP-3]
If the FPGA has no faults, then in the $j$-th step for each $j$, the logical values on $z$ in the procedures (1-2) and (2-2) are Os and the logical values at each $B_{j^{*}}\left(1 \leq j^{*} \leq n ; j^{*} \neq j\right)$ in them coincide with each other. On the other hand, if any one of the three PSBs has any fault, the logical values on $z$ and the logical values at each $B_{j^{*}}\left(1 \leq j^{*} \leq n\right)$ are as follows.

Without loss of generality, we assume that the PSB on the left of the CLB may have any fault. Assume that $h_{i^{*}}$ of the PSB has any SAF for some $i^{*}$, and let $h_{i j}^{1}$ and $h_{i j}^{2}$ be the logical values on each $h_{i}$ in the procedures (1-2) and (2-2) of the $j$-th step, respectively. Then, from Lemma $1, h_{i^{*} j}^{1}=$ $h_{i^{*} j}^{2}$ for an arbitrary $j$. On the other hand, since a single PSB fault model is introduced, the CLB (the LUT) has no faults.

Therefore, either the logical value on $z$ in the procedure (12) or that in (2-2) is 1 . Consequently, an incorrect output appears on $z$. Thus, it can be assumed in the succeeding discussions that no $h_{i}(1 \leq i \leq k)$ has any SAF.

Assume that $b_{i^{*} j^{*}}$ has an EDF for some $i^{*}$ and some $j^{*}$. If an incorrect output is observed on $z$ in the procedure (1-2) or (2-2) of the $j$-th step for some $j$, then we can conclude that the FPGA has some EDFs and/or MDFs. If a correct output is observed on $z$ for an arbitrary $j$, at least one of the logical values at $B_{1} \sim B_{n}$ is incorrect as follows. If $h_{i j}^{1}=h_{i j}^{2}$ for some $i$ and some $j$, then an incorrect output appears on $z$ in the $j$-th step. Therefore, we can consider that $h_{i j}^{1} \neq h_{i j}^{2}$ for an arbitrary $i$ and an arbitrary $j$. On the other hand, since it is assumed that $v_{j}$. does not have any SAF, $h_{i^{*} j}^{1}$ and $h_{i^{*} j}^{2}$ propagate to $B_{j^{*}}$ for each $j$. Thus, an incorrect output appears at $B_{j^{*}}$ in the $j$-th step $\left(j \neq j^{*}\right)$. It can be therefore assumed in the succeeding discussions that no $b_{i j}(1 \leq i \leq k ; 1 \leq j \leq n)$ has an EDF.

Finally, assume that $b_{i^{*} j^{*}}$ has an MDF for some $i^{*}$ and some $j^{*}$. Since $h_{i^{*}}$ does not have any SAF and no $b_{i^{*} j}(1 \leq$ $j \leq n ; j \neq j^{*}$ ) has an EDF, $h_{i^{*}}$ is isolated in the $j^{*}$-th step. From the argument and the assumption (A2), $h_{i^{*} j^{*}}^{1}=h_{i^{*} j^{*}}^{2}$. Thus, an incorrect output appears on $z$.

As shown in Fig. 8, TP-3 can be extended to a test procedure for simultaneous testing of PSBs whose $\mathrm{W}_{\text {LUT }}$ 's are connected to CLBs in a column of the FPGA. Therefore, the number of programs required for testing of all $W_{\text {Lut's }}$ s and all S Sut's is $N \times 2 n$, since the number of programs in TP-3 is $2 n$.


Figure 8. Program and test patterns for simultaneous testing of several PSBs

Finally, we consider testing for $\mathrm{W}_{\mathrm{yz}}$ 's and $\mathrm{S}_{\mathrm{yz}}$ 's. In each PSB, let $c_{j}$ and $d_{j}(1 \leq j \leq n)$ be PSs on an input wire $y$ of a CLB and an output wire $z$ of a CLB, respectively. In

Fig. 1 , let $\mathrm{CLB}_{s}^{t}$ be the CLB located in the $s$-th row and $t$ th column of the FPGA ( $1 \leq s \leq N ; 1 \leq t \leq N$ ), and let $\operatorname{PSB}_{s}^{t}$ and $\operatorname{PSB}_{s}^{N+1}(1 \leq s \leq N ; 1 \leq t \leq N)$ be the PSBs located on the left of $\mathrm{CLB}_{s}^{t}$ and the right of CLB ${ }_{s}^{N}$, respectively. If at least one of $\mathrm{W}_{\mathrm{yz}}$ 's and $\mathrm{S}_{\mathrm{yz}}$ 's in any one of PSBs has any fault, the following procedure produces some incorrect output.
[TP-4 : Test procedure for $\mathrm{W}_{\mathrm{yz}}$ 's and $\mathrm{S}_{\mathrm{yz}}$ 's]
(1) Execute (1-1) and (1-2) for $j=1,2$ in each $t$ ( $1 \leq t \leq$ $N$ ) (see Fig. 9).
(1-1) Program so that (a) the contents of both $r_{M 1}$ and $r_{M 2}$ (see Fig. 2) in each $\mathrm{CLB}_{s}^{t^{*}}(1 \leq s \leq N ; 1 \leq$ $\left.t^{*} \leq t\right)$ are 1s, (b) $c_{j}$ in each $\operatorname{PSB}_{s}^{t^{*}}(1 \leq s \leq N$; $1 \leq t^{*} \leq t$ ) is in joint state, (c) $d_{j}$ in each $\mathrm{PSB}_{s}^{t^{*}}$ ( $1 \leq s \leq N ; 2 \leq t^{*} \leq t+1$ ) is in joint state, (d) $v_{j}$. in $\mathrm{PSB}_{s}^{t}$ and $v_{j^{*}}$ in $\mathrm{PSB}_{s+1}^{t}\left(1 \leq s \leq N-1 ; 1 \leq j^{*} \leq n\right.$; $j^{*} \neq j$ ) are connected each other through an SM, (e) the logical value on a $\mathrm{W}_{\mathrm{IOB}}\left(\alpha_{s}\right)$ propagates to $y$ in each $\operatorname{PSB}_{s}^{1}(1 \leq s \leq N)$, (f) the logical value on $z$ in each CLB $_{s}^{t}(1 \leq s \leq N)$ propagates to a $\mathrm{W}_{\text {IOB }}$ $\left(\beta_{s}\right)$, and $(\mathrm{g})$ the logical value on each $v_{j^{*}}\left(1 \leq j^{*} \leq\right.$ $n ; j^{*} \neq j$ ) in $\operatorname{PSB}_{N}^{t}$ propagates to a $\mathrm{W}_{\text {IOB }}\left(\gamma_{j^{*}}\right)$.
(1-2) Apply all 0 s and all 1 s to $\alpha_{1} \sim \alpha_{N}$ as two test patterns, and observe the logical values on $\beta_{1} \sim \beta_{N}$ and all $\gamma_{j^{*}}{ }^{*} s\left(1 \leq j^{*} \leq n ; j^{*} \neq j\right)$ as the outputs.


Figure 9. Program and test patterns for testing of SAFs and EDFs in $\operatorname{PSB}_{s}^{t}$ 's $(1 \leq s \leq N$; $1 \leq t \leq N$ )
(2) Execute (2-1) and (2-2) for $j=1,2$ (see Fig. 10).
(2-1) Program so that (a) the contents of both $r_{M 1}$ and $r_{M 2}$ in each CLB are 1s, (b) all $c_{j}$ 's and all $d_{j}$ 's are in joint states, (c) $v_{j^{*}}$ in $\operatorname{PSB}_{s}^{N+1}$ and $v_{j^{*}}$ in $\operatorname{PSB}_{s+1}^{N+1}$ $\left(1 \leq s \leq N-1 ; 1 \leq j^{*} \leq n ; j^{*} \neq j\right)$ are connected
each other through an SM, (d) the logical value on a $\mathrm{W}_{\mathrm{IOB}}\left(\alpha_{s}\right)$ propagates to $y$ in each $\operatorname{PSB}_{s}^{1}(1 \leq s \leq N)$, (e) the logical value on $z$ in each $\mathrm{CLB}_{s}^{N}(1 \leq s \leq N)$ propagates to a $\mathrm{W}_{\text {IOB }}\left(\beta_{s}\right)$, and (f) the logical value on each $v_{j^{*}}\left(1 \leq j^{*} \leq n ; j^{*} \neq j\right)$ in $\operatorname{PSB}_{N}^{N+1}$ propagates to a $\mathrm{W}_{\mathrm{IOB}}\left(\gamma_{j^{*}}\right)$.
(2-2) execute the same procedure as (1-2).
(3) Execute (3-1) and (3-2) for $j=1,2, \cdots, n$ (see Fig. 11).
(3-1) Program so that (a), (b), (d) and (e) in the procedures (2-1) are attained.
(3-2) Apply all 0 s and all 1 s to $\alpha_{1} \sim \alpha_{N}$ as two test patterns, and observe the logical values on $\beta_{1} \sim \beta_{N}$ as the outputs.


Figure 10. Program and test patterns for testing of SAFs and EDFs in $\mathrm{PSB}_{s}^{N+1}$ 's $(1 \leq s \leq N)$


Figure 11. Program and test patterns for testing of MDFs in $\operatorname{PSB}_{s}{ }^{\text {, }} \mathbf{s}(1 \leq s \leq N ; 1 \leq t \leq N+1)$

The procedure (1) produces some incorrect output if there exists at least one fault of SAFs and EDFs in any one of $\mathrm{PSB}_{s}^{t}$ 's $(1 \leq s \leq N ; 1 \leq t \leq N)$, and similarly, the pro-
cedure (2) produces some incorrect output if there exists at least one such fault in any one of $\mathrm{PSB}_{s}^{N+1}$ 's $(1 \leq s \leq N)$. Under the assumption that no PSB has any fault except MDFs, the procedure (3) produces some incorrect output if there exists at least one MDF in any one of all PSBs of the FPGA. The proof of the validness of TP-4 is omitted due to space limitation. The number of programs in TP-4 is $2 N+n+2$.

## 7 Conclusion

In this paper, we considered testing for PSBs of FPGAs, such that it ensures that all the programmed PSBs are faultfree. And we heuristically derived test procedures for PSBs in which the number of programs required to test all PSBs of the FPGA is $2 N n+18 N+5 n+6$. When they are applied to FPGAs, the time $T$ required to test all PSBs is nearly equal to the time required to load all the programs ( the time required to apply the test patterns is negligible small compared with the loading time ). For example, in the case of $\mathrm{XC} 2064[3]\left(N=8, n=4, t_{c}=100 \mathrm{~ms}\right.$, where $t_{c}$ is the time required to load each program), $T$ is about 23.4 seconds.

It is one of our works to consider testing for switch matrices and $\mathrm{Y} / \mathrm{O}$ blocks. It is also an important work to obtain an efficient testing for the whole of FPGAs, by integrating the test procedures for all components of FPGAs.

## References

[1] S. D. Brown, R. J. Francis, J. Rose and Z. G. Vranesic, "Field-programmable gate arrays," Kluwer Academic Publishers, 1992.
[2] S. M. Trimberger, "Field-programmable gate array technology," Kluwer Academic Publishers, 1994.
[3] The Programmable Logic Data Book, Xilinx Inc., 1994.
[4] I. Pomeranz and S. M .Reddy, "Testability considera-tions in technology mapping," Proc. ATS '94, pp. 151156, Nov. 1994.
[5] H. Tsuboi, H.Nakada and T. Miyazaki, "Testing for circuits realized as FPGAs using register insertion method," Technical report of IEICE, FTS94-53, pp. 55-60, Oct. 1994.
[6] T. Inoue, H. Fujiwara, H. Michinishi, T. Yokohira and T. Okamoto, "Universal Test Complexity of FieldProgrammable Gate Árays," Proc. ATS '95, pp. 259265, Nov. 1995.


[^0]:    * Okayama University
    $\dagger$ Okayama University
    $\ddagger$ Okayama University
    ** Nara Institute of Science and Technology
    ${ }^{\dagger}$ Nara Institute of Science and Technology
    This paper is posted at eScholarship@OUDIR : Okayama University Digital Information Repository.
    http://escholarship.lib.okayama-u.ac.jp/industrial_engineering/51

