

**A VLSI CHIP SET FOR REAL TIME VECTOR
QUANTIZATION OF IMAGE SEQUENCES**

Richard L. Baker
Integrated Circuits and Systems Laboratory
Department of Electrical Engineering
University of California

ABSTRACT

This paper describes the architecture and implementation of a VLSI chip set that vector quantizes (VQ) image sequences in real time. The chip set forms a programmable Single-Instruction, Multiple-Data (SIMD) machine which can implement various vector quantization encoding structures. Its VQ codebook may contain unlimited number of codevectors, N , having dimension up to $K = 64$.

Under a weighted least squared error criterion, the engine locates at video rates the best code vector in full-searched or large tree searched VQ codebooks. The ability to manipulate tree structured codebooks, coupled with parallelism and pipelining, permits searches in as short as $O(\log N)$ cycles. A full codebook search results in $O(N)$ performance, compared to $O(KN)$ for a Single-Instruction, Single-Data (SISD) machine. With this VLSI chip set, an entire video code can be built on a single board that permits realtime experimentation with very large codebooks.

PRECEDING PAGE BLANK NOT FILMED

OVERVIEW

- MULTISPECTRAL COMPRESSION PROBLEM
- PHILOSOPHY <---> A NEED
- VX IMPLEMENTATION CHALLENGES
- VQ CHIP SET

COMPRESSION RESEARCH AT UCLA


ALGORITHMS

- LOW RATE VIDEO
- SINGLE FRAME
- MULTISPECTRAL

HARDWARE

- APPLICATION SPECIFIC INTEGRATED CIRCUITS

MULTISPECTRAL COMPRESSION PROJECT (JPL)




50 MEGAPIXELS/SEC 3×10^4

----- =


17 CHANNELS PIX/SEC/CH

DESIRE OVER 50:1
 ---> UNDER 1/4 BITS/PIXEL


DATA COMPRESSION PROBLEM



DESIGNER'S PERCEPTIONS
VS.
USER'S NEEDS



9TH FLOOR




CONFERENCE LEVEL

WHAT IS RELEVANT?


WHAT IS REAL?

D E P E N D S O N U S E R



- MEAN SQUARE ERROR
- HAUSDORFF MEASURE
- HUMAN VISION SYSTEM MODELS
- MISSION SCIENTIST MODELS



Basic VQ



Mean-Residual VQ Encoder (MRVQ)



DISTORTION COMPUTATION


Minimize squared error:


\mathbf{x} = Source vector, $\hat{\mathbf{x}}^i$ = i th Code vector,

$$\begin{aligned}
 i &= \min_{i=1, \dots, N}^{-1} \left\{ \sum_{k=1}^K w_k |x_k - \hat{x}_k^i|^2 \right\}, \\
 &= \min_{i=1, \dots, N}^{-1} \left\{ \sum_{k=1}^K \frac{w_k (x_k)^2}{2} - \sum_{k=1}^K w_k \hat{x}_k^i x_k + \sum_{k=1}^K \frac{w_k (\hat{x}_k^i)^2}{2} \right\}, \\
 &= \min_{i=1, \dots, N}^{-1} \left\{ \sum_{k=1}^K z_k^i x_k + c^i \right\},
 \end{aligned}$$

where

$$z_k^i \triangleq -w_k \hat{x}_k^i, \quad c^i \triangleq \sum_{k=1}^K \frac{w_k (\hat{x}_k^i)^2}{2}.$$





Basic Finite-State Vector Quantization Block Diagram.

PROBLEM: LIMITED SEARCH TIME

- Given:

- 256x256 resolution image
- 15 frames per second
- 4x4 block size.

→ 983,040 pixels/sec

→ 61440 4x4 blocks/sec

or 16.3 microseconds/block

- Assume:

- Pipeline, 10 MHz clock, 1 distortion/clock

→ 163 distortion computations / block

→ 163 codevectors searched / block


THESE #'S VARY AT RESOLUTION, BLOCKSIZE, RATE, ETC. - BUT:

- Problem:

→ Prefer 4000+ codevectors in codebook

→ Must limit search through codebook

ONE SOLUTION: TREES



N search
 N memory

$O(\log N)$ search
 $O(N)$ memory

- Example

$$N = 4096 = 2^{12} = 2^5 \times 2^7$$


$$\text{Search} = 2^5 + 2^7 = 160$$

$$\text{Memory} = 2^5 + 2^5 \times 2^7 = 32 + 4096 = 4128$$


- Problem: data dependency

- Minimize pipeline latency
- Buffer to process several source vectors


OVERALL SYSTEM




TALLY BLOCK (1/2)



NEXT ADDRESS SELECTOR



ORIGINAL PAGE IS
OF POOR QUALITY



FEATURES

- SEARCH TREE STRUCTURED CODEBOOKS
- VECTOR DIMENSION UP TO 64 PIXELS
- CODEBOOK SIZE LIMITED BY MEMORY
- ONE DISTORTION COMPUTATION PER CLOCK
- 6 BITS + SIGN
- ARCHITECTURE
 - SYSTOLIC ARRAY
 - ON CHIP BUFFERING
 - --> FULL PROCESSOR UTILIZATION
 - CARRY SAVE ADDER AND DYNAMIC MANCHESTER
 - CARRY CHAIN
 - PIPELINED COMPARATOR
- MMAC IMPLEMENTATION
 - 3 MICRON CMOS (MOSIS)
 - 7900 X 9200
 - ABOUT 30000 TRANSISTORS
 - 10 MHZ PROJECTED => 10⁷ VECTOR
 - DISTORTIONS PER SECOND
 - 132 PINS
- NAS IMPLEMENTATION
 - 3400 X 4600
 - 1376 TRANSISTORS
 - 28 PIN
 - 12 MHZ

SUMMARY

- MULTISPECTRAL COMPRESSION ALGORITHMS UNDER STUDY
- WHAT IS RELEVANT?
- HIGH SPEED V X CHIP SET
 - 10 MEGADISTORTIONS/SEC
 - TREE CODEBOOKS (LARGE)
 - INEXPENSIVE TECHNOLOGY