# A Zero-Voltage-Switching Bidirectional DC-DC Converter With State Analysis and Soft-Switching-Oriented Design Consideration 

Gang Ma, Wenlong Qu, Gang Yu, Yuanyuan Liu, Ningchuan Liang, and Wenzhong Li


#### Abstract

This paper proposes a new soft-switching bidirectional dc/dc converter. The proposed converter achieves zero-voltage switching (ZVS) for the entire main switches and zero-current switching for the rectifier diodes in the large-load range. These features reduce switching loss, voltage and current stresses, and diode reverse-recovery effect. The simple electrical isolated topology with the soft-switching characteristic provides an attractive solution for a battery charge/discharge system in an electric vehicle, distributed power system, or uninterruptible power system. This paper describes the operation principle and the ZVS condition in detail. The mathematical model based on the state-space averaging method is also deduced to depict the performance characteristic. Then, design guidelines are presented to ensure the ZVS condition for all the switches. Finally, simulation and experimental results obtained from a $1-\mathrm{kW}$ prototype verify the discussed theoretical analysis.


Index Terms-Bidirectional dc/dc converter, zero-current switching (ZCS), zero-voltage switching (ZVS).

## I. Introduction

RECENTLY, the worldwide energy crisis has been aggravated by the rapidly increasing economy and tremendous demand for energy. The electric vehicle and distributed power system [1]-[7] are thought to be the preferable solutions to this problem. In these applications, the fuel cell is a promising substitute replacing the conventional power source. Thus, the bidirectional dc/dc converter is the prospective choice in these applications and becomes an important topic of power electronics [7], [16], [17]. The demands of a bidirectional dc/dc converter are high frequency, high power density, high efficiency, and high reliability [2]-[8]. Nevertheless, the conven-

[^0]

Fig. 1. Block diagram of fuel-cell electric-bus's energy-management system.
tional bidirection dc/dc converters still have some drawbacks: Electric insulation and soft switching is difficult to realize, and the reverse-recovery effect of the rectifier diode restricts the switching speed. These defects limit the high-frequency power conversion applied in a bidirectional dc/dc converter [5]-[8], [11]-[13].

Therefore, an isolated bidirectional dc/dc converter with soft switching is the best way to meet the previously mentioned demands. Fig. 1 shows the block diagram of the fuel cell and its application system. In this system, a bidirectional dc/dc converter serves as the approach of two different electrical systems and modulates the direction and quantity of energy flow [8]-[28].

With the comparison of the unidirectional dc/dc converter, it is more difficult to achieve zero-voltage switching (ZVS) in the bidirectional dc/dc converter: more switches, more complicated switching period, and more complex energy flow [6]-[13]. Some traditional soft-switching bidirectional dc/dc converters have the following drawbacks.

The buck/boost converter's topology is simple, but its input and output sides are not electrically insulated, and soft switching is difficult to realize. In addition, the effect of diode reverse recovery cannot be neglected in the boost mode, and it restricts the switching speed of the active switch during the turn-on transient period.

As regards another important bidirectional dc/dc converter topology, the dual full-bridge converter cannot realize the soft switching in the wide load range without accessional components.

Peng et al. [1], [6], [15] proposed a new topology with the less-active switches than the full-bridge topology. Several new topologies have been found in the literature [1]-[4] to reduce power loss and improve efficiency. Besides, control strategy such as phase-shift control is also introduced to get the ZVS


Fig. 2. Bidirectional dc/dc converter.
characteristic as in [12] and [13]. These converters can achieve ZVS for the active switches in both directions.

This paper proposes a novel bidirectional soft-switching $\mathrm{dc} / \mathrm{dc}$ converter. The isolated converter achieves soft switching for both the active switch and the rectifier diode in either direction of power flow. Compared to other topologies, it can realize ZVS with the least number of active switches in the same output power. This feature reduces the volume and weight of the converter. Besides, soft switching is achieved in the larger load range without any additional component. Due to the hybrid structure in the topology, control strategy is simpler and more flexible. Therefore, these characteristics make the converter a suitable choice for the high-power conversion.
This paper presents the converter's operational principle and state analysis in detail. The mathematical model based on statespace averaging method is also depicted in Section III. Then, the parameter design guidance is introduced to ensure the softswitching condition. Finally, a 1-kW prototype, which can be applied as the auxiliary power unit for electric vehicle and aerospace application, has been built, and experimental results are given to validate the previous analysis.

## II. Operation Principle

## A. Circuit Description

Fig. 2 shows the proposed converter topology.
The circuits of the primary and secondary sides are symmetrical. Upper and lower switches conduct complementally.

Upper and lower capacitors are identical. These capacitors are big enough, and the voltages across them can be regarded as constant.

Inductors $L_{1}$ and $L_{2}$ act as the important components in the energy transfer.

When power flow is transferred from $V_{1}$ to $V_{2}$, the converter works in the forward mode. The gate drive signal of $S_{1}$ is leading to that of $S_{3}$. In the reverse mode, energy transferred from $V_{2}$ to $V_{1}$; the gate drive signal of $S_{3}$ is leading to that of $S_{1}$.

In the forward mode, the primary side could be regarded as the hybrid of boost converter and half-bridge converter as shown in Fig. 3(a): $S_{2}$ 's duty determines the charging energy of inductor $L_{1}$ and influences the voltage across $C_{1}$ and $C_{2}$. $S_{1}$ 's and $S_{2}$ 's complementary conducting brings the capacitor's voltages of $C_{1}$ and $C_{2}$ to the primary windings and forms the ac voltage on it. As shown in Fig. 3(b), the principle of the secondary side is similar to the combination of half-bridge converter and buck converter. The secondary winding's voltage

(a)

(b)

Fig. 3. Illustration of proposed bidirectional dc/dc converter. (a) Illustration of primary side. (b) Illustration of secondary side.
is rectified to dc voltage by $D_{S 3}$ and $D_{S 4}$, which are the antiparallel diodes integrated in $S_{3}$ and $S_{4}$.

## B. Working-Mode Analysis

According to the different control methods, the proposed converter can operate in the following two modes.

Mode 1) Duty cycle control. In this mode, the output voltage is modulated mainly by the duties of $S_{2}$ and $S_{4}$. The primary-side operation theory is similar to that of boost converter, and the secondary side's theory is similar to the theory of buck converter. When the duties of $S_{1}$ and $S_{2}$ are unequal, the voltages across the capacitors $C_{1}$ and $C_{2}$ will be unbalanced. This unbalance voltage will also result in the unsymmetrical voltage of the primary winding.
Mode 2) Phase shift control. In this mode, all the switches operate in the identical duty-approximate $50 \%$. The output current and voltage can be regulated by the phase-shift angle between the primary and secondary voltages. The entire active switches can achieve ZVS, and all the rectifier diodes turn off with zerocurrent switching (ZCS). Therefore, this working mode is chosen for the proposed converter.

## C. Soft-Switching Principle

The soft-switching principle of the proposed converter is described briefly as follows.

Due to the parallel capacitors, the voltage across the conducting switch cannot change suddenly, and the switch turns off with ZVS.

The resonance of the leakage inductance and the parallel capacitors, occurring in the short interval between the upper


Fig. 4. Theoretical voltage and current waveforms.
and lower switches' conducting, provides the ZVS condition for turning on: when the voltage across the switch decreases to zero, the antiparallel diode begins to conduct. Then, the switch turns on with ZVS.

Similar to the earlier analysis, the switches $S_{3}$ and $S_{4}$ in the secondary windings also get their ZVS conditions by the integrated antiparallel diode's conducting. Besides, $S_{3}$ and $S_{4}$ 's conducting can also diminish the diode reverse-recovery effect of $D_{S 3}$ and $D_{S 4}$ by soft commutation. For example, after $S_{3}$ turns on, the current flowing through $D_{S 3}$ decreases gradually and transfers into $S_{3}$. When it decreases to zero, $D_{S 3}$ will turn off with ZCS, and the diode reverse-recovery effect will be lessened.

Due to the symmetric topology, the converter could also get soft switching in the reverse mode.

Fig. 4 shows the key waveforms of the proposed converter. $V_{c e}$ is the voltage across $C, E$ of switches. $V_{g e}$ is the effective gate drive signal. $V_{a b}$ and $V_{c d}$ are the transformer's primary and secondary windings' voltages. $i_{p}$ is the primary winding's current.

## D. Operational Principles

In the forward mode, the switching cycle can be divided into 12 stages, as shown in Fig. 4. The stages are described as follows.

The converter works in steady state. Before $t_{0}, S_{1}$ and $S_{3}$ are conducting. The voltage across $S_{1}$ and $S_{3}$ are zero. The voltages across $C_{S 2}$ and $C_{S 4}$ are $V_{1} /\left(1-D_{S 2}\right)$ and $V_{2} / D_{S 3} . D_{S 2}$ and $D_{S 3}$ are the duties of $S_{2}$ and $S_{3}$, respectively. For the proposed
converter, the duties of every switch are identical and equal to $50 \% . V_{1}$ is the input voltage. $V_{2}$ is the output voltage.

Stage $1\left(t_{0} \sim t_{1}\right)$ : At time $t_{0}, S_{1}$ turns off with ZVS due to $C_{S 1}$. Owing to the leakage inductance $L_{\alpha 1}$, the transformer primary current $i_{p}$ keeps on flowing in the previous direction. During this stage, $C_{S 1}$ is charged, and $C_{S 2}$ is discharged while the voltage across $C_{S 2}$ begins to decrease

$$
\begin{aligned}
V_{C S 1} & =\left(i_{P}-i_{L 1}\right) \cdot Z_{1} \cdot \sin \left[\omega_{1}\left(t-t_{0}\right)\right] \\
V_{C S 2} & =V_{1} / D-\left(i_{P}-i_{L 1}\right) \cdot Z_{1} \cdot \sin \left[\omega_{1}\left(t-t_{0}\right)\right]
\end{aligned}
$$

where $Z_{1}=\sqrt{L_{\sigma} /\left(2 \cdot C_{C S 1}\right)}, \omega_{1}=\sqrt{1 /\left(2 \cdot L_{\sigma} \cdot C_{C S 1}\right)}$, and $i_{L 1}$ is the inductor current of $L_{1}$.

Stage $2\left(t_{1} \sim t_{2}\right)$ : At time $t_{1}$, the voltage across $C_{S 2}$ decreases to zero; therefore, $D_{S 2}$ is forward-biased and begins to conduct. From this time, $S_{2}$ can turn on with ZVS. In this interval, inductor current $i_{L 1}$ begins to increase, and $i_{p}$ begins to decrease. The transformer secondary winding's current $i_{s}$, following $i_{p}$, also decreases. The voltage's polarity of the secondary windings does not change, while the voltage across $L_{\alpha 1}$ is equal to the sum of primary winding's voltage and the voltage across $C_{2} . T_{10}$ is $C_{S 2}$ 's discharging interval between $t_{1}$ and $t_{0}$. To ensure ZVS, the following conditions should be fulfilled as:

$$
V_{C S 2}=V_{1} / D-\left(i_{P}-i_{L 1}\right) \cdot Z_{1} \cdot \sin \left[\omega_{1}\left(t-t_{0}\right)\right] \leq 0
$$

Then,

$$
T_{10} \geq \frac{1}{\omega_{1}} \arcsin \left[\frac{V_{1}}{D \cdot\left(i_{P}-i_{L 1}\right) \cdot Z_{1}}\right]
$$

Stage $3\left(t_{2} \sim t_{3}\right)$ : At time $t_{2}, S_{3}$ turns off in ZVS due to $C_{S 3}$. During this stage, $C_{S 3}$ is charged, and $C_{S 4}$ is discharged, while the voltage across $C_{S 4}$ begins to decrease

$$
\begin{aligned}
V_{C S 3} & =\left(i_{L 2}-i_{P} / n\right) \cdot Z_{2} \cdot \sin \left[\omega_{2}\left(t-t_{2}\right)\right] \\
V_{C S 4} & =V_{2} / D-\left(i_{L 2}-i_{P} / n\right) \cdot Z_{2} \cdot \sin \left[\omega_{2}\left(t-t_{2}\right)\right]
\end{aligned}
$$

where $Z_{2}=\sqrt{L_{\sigma} /\left(2 \cdot C_{C S 3}\right)}, \omega_{2}=\sqrt{1 /\left(2 \cdot L_{\sigma} \cdot C_{C S 3}\right)}, V_{2}$ is battery voltage in the output side, and $i_{P} / n\left(i_{s}\right)$ is the secondary winding current.

Stage $4\left(t_{3} \sim t_{4}\right)$ : At time $t_{3}$, the voltage across $C_{S 4}$ decreases to zero; therefore, $D_{S 4}$ is forward-biased and begins to conduct. From $t_{3}, S_{4}$ can turn on with ZVS. The secondary winding's voltage changes its polarity, and inductor current $i_{L 2}$ begins to decrease. $C_{S 4}$ 's discharging interval between $t_{3}$ and $t_{2}$, represented by $T_{32}$, can be calculated as

$$
V_{C S 4}=V_{2} / D-\left(i_{L 2}-i_{P} / n\right) \cdot Z_{2} \cdot \sin \left[\omega_{2}\left(t-t_{2}\right)\right] \leq 0
$$

Then,

$$
T_{32} \geq \frac{1}{\omega_{2}} \arcsin \left[\frac{V_{2}}{D \cdot\left(i_{L 2}-i_{P} / n\right) \cdot Z_{2}}\right]
$$

Stage $5\left(t_{4} \sim t_{5}\right)$ : At time $t_{4}, S_{2}$ is triggered but does not turn on until $i_{L 1}$ is larger than $i_{p}$. Then, $S_{2}$ turns on with ZVS,


Stage 1


Stage 3

Stage 2


Stage 4


Stage 6


Stage 8


Stage 10


Stage 12

Fig. 5. Stages of operation.
and $D_{S 2}$ turns off with ZCS. When $i_{p}$ decreases to zero, it changes the direction. $i_{L 2}$ changes direction at the end of this stage.

Stage $6\left(t_{5} \sim t_{6}\right)$ : At time $t_{5}, S_{4}$ is triggered but $S_{4}$ does not turn on. When $i_{L 2}$ is smaller than $i_{s}, S_{4}$ turns on with ZVS, and $D_{S 4}$ turns off with ZCS.

Stage $7\left(t_{6} \sim t_{7}\right)$ : At time $t_{6}, S_{2}$ turns off with ZVS due to $C_{S 2}$. Then, $C_{S 2}$ is charged, and $C_{S 1}$ is discharged, while the voltage across $C_{S 1}$ begins to decrease

$$
V_{C S 2}=\left(i_{P}+i_{L 1}\right) \cdot Z_{1} \cdot \sin \left[\omega_{1}\left(t-t_{6}\right)\right]
$$

Stage $8\left(t_{7} \sim t_{8}\right)$ : At time $t_{7}$, the voltage across $C_{S 1}$ decreases to zero; therefore, $D_{S 1}$ is forward-biased and begins to conduct. From $t_{7}, S_{1}$ can turn on with ZVS. In this interval, $i_{L 1}$ begins to decrease, and $i_{p}$ begins to increase, while $i_{s}$ follows $i_{p}$. The interval between $t_{7}$ and $t_{6}$ should fulfill the following condition:

$$
T_{76} \geq \frac{1}{\omega_{1}} \arcsin \left[\frac{V_{1}}{D \cdot\left(i_{P}+i_{L 1}\right) \cdot Z_{1}}\right]
$$

Stage $9\left(t_{8} \sim t_{9}\right):$ At time $t_{8}, S_{4}$ turns off with ZVS due to $C_{S 4}$. During this stage, $C_{S 4}$ is charged, and $C_{S 3}$ is discharged, while the voltage across $C_{S 3}$ begins to decrease from $V_{2} / D$

$$
\begin{aligned}
V_{C S 4} & =\left(i_{L 2}-i_{P} / n\right) \cdot Z_{2} \cdot \sin \left[\omega_{2}\left(t-t_{8}\right)\right] \\
V_{C S 3} & =V_{2} / D-\left(i_{L 2}-i_{P} / n\right) \cdot Z_{2} \cdot \sin \left[\omega_{2}\left(t-t_{8}\right)\right]
\end{aligned}
$$

Stage $10\left(t_{9} \sim t_{10}\right)$ : At time $t_{9}$, voltage across $C_{S 3}$ decreases to zero, and $D_{S 3}$ begins to conduct. From that time, $S_{3}$ can turn on with ZVS, and the secondary winding's voltage changes its polarity again. In this interval, $i_{L 2}$ begins to increase. The interval between $t_{9}$ and $t_{7}$ should fulfill the following condition:

$$
T_{97} \geq \frac{1}{\omega_{2}} \arcsin \left[\frac{V_{2}}{D \cdot\left(i_{L 2}-i_{P} / n\right) \cdot Z_{2}}\right]
$$

Stage $11\left(t_{10} \sim t_{11}\right)$ : At time $t_{10}, i_{p}$ is larger than $i_{L 1}$; then, $S_{1}$ turns on with ZVS, and $D_{S 1}$ turns off with ZCS.

Stage $12\left(t_{11} \sim t_{12}\right)$ : At time $t_{11}$, secondary winding's current $\left(i_{s}\right)$ is lower than $i_{L 2}$, so $S_{3}$ turns on with ZVS , and $D_{S 3}$ turns off with ZCS. A complete period is over.

Fig. 5 shows the stages of the operation.
The operation principle of the reverse mode is similar to that of the forward mode.

## E. Comparison With Other Topology

The left part of the proposed converter is similar to that of the converter in [1]. However, the topology in the right part and the operation principle are quite different. These features bring some additional merits as follows.

1) The proposed converter can achieve ZVS in the wide load range.
2) Provide ZVS for all the switches both in the resistance load and in the battery load.
3) Provide ZCS for all the rectifier diode and lessen the diode reverse-recovery effect.
Due to the earlier characteristics, the proposed converter becomes a more feasible choice for all kinds of load in the wider load range.


Fig. 6. Primary-referred equivalent circuit.

## III. Theoretical Analysis and Mathamatical Model

To simplify analysis, the primary-referred equivalent circuit is shown as Fig. 6, where the transformer is replaced by the leakage inductance and the parameters of the secondary side are converted to the primary side.

According to circuit theory, the voltage-second of inductor and ampere-second of capacitor in one period are all zero in the steady state. It means that, in one period, we have the following conditions.

1) The average voltages across the leakage inductance, transformer primary, and secondary windings are all zero.
2) The average voltages across $L_{1}$ and $L_{2}$ are both zero.

Then, one period can be divided into four modes according to the different switch states, as shown in Figs. 7 and 8.

## A. Steady-State Analysis

The steady-state analysis consists of output characteristic and ZVS condition. To simplify the control strategy, the proposed converter operates in the phase-shifted mode with the fixed duty ( $50 \%$ ) of every switch. Based on earlier analysis, the output characteristic can be simplified as

$$
\begin{equation*}
I_{2}=\frac{\Delta \phi(\pi-\Delta \phi) V_{1}}{\pi \omega L_{\sigma}} \tag{1}
\end{equation*}
$$

As shown in Fig. 8, $\Phi$ is equal to $\pi$, and $\Delta \Phi$ denotes the angle between the arising sides of two voltage waveforms. $L_{\alpha}$ is the sum of $L_{\alpha 1}$ and $L_{\alpha 2} . P_{2}$ is the output power. $I_{2}$ is the output current of the converter. The transformer primary current $i_{p}$ can also be expressed as

$$
\left\{\begin{array}{l}
i_{p}(0)=-\frac{\pi}{2 \omega L_{\sigma}} V_{1}-\frac{2 \Delta \phi-\pi}{2 \omega L_{\sigma}} V_{2}  \tag{2}\\
i_{p}(\Delta \phi)=\frac{(2 \Delta \phi-\pi)}{2 \omega L_{\sigma}} V_{1}+\frac{\pi}{2 \omega L_{\sigma}} V_{2} \\
i_{p}(\pi)=\frac{\pi}{2 \omega L_{\sigma}} V_{1}+\frac{2 \Delta \phi-\pi}{2 \omega L_{\sigma}} V_{2} \\
i_{p}(\pi+\Delta \phi)=-\frac{(2 \Delta \phi-\pi)}{2 \omega L_{\sigma}} V_{1}-\frac{\pi}{2 \omega L_{\sigma}} V_{2}
\end{array}\right.
$$

## B. ZVS Condition of Different Switches

The ZVS condition can be deduced on the precondition that the antiparallel diode of switch should conduct before the switch is triggered.


Fig. 7. Four modes in one period. (a) Mode 1. (b) Mode 2. (c) Mode 3. (d) Mode 4.


Fig. 8. Idealized transformer voltage and primary current waveform.

Then, the ZVS conditions of the four switches can be drawn as follows:

1) for $S_{1}: i_{p}(0)<i_{L 1}(0)$;
2) for $S_{2}: i_{p}(\Phi)>i_{L 1}(\Phi)$;
3) for $S_{3}: i_{p}(\Delta \Phi)>i_{L 2}(\Delta \Phi)$;
4) for $S_{4}: i_{p}(\Phi+\Delta \Phi)<i_{L 2}(\Phi+\Delta \Phi)$.

With the high-order terms of $\Delta \Phi$ in the equation neglected, the simplified ZVS condition can be expressed as

$$
\begin{equation*}
\frac{L_{2}}{L_{2}+L_{\sigma}}<\frac{V_{2}}{V_{1}}<\frac{L_{1}+L_{\sigma}}{L_{1}} \tag{3}
\end{equation*}
$$

All the parameters' values are primary referred. The specialization of the converter given in Section V satisfies (3) and meets the ZVS condition. Therefore, it is concluded that the ZVS conditions can be ensured with the suitable value of $L_{1}$ and $L_{2}$.

## IV. DESIGN Consideration

According to the earlier analysis, the output current is modulated by the phase-shift angle. Then, the output voltage can also be regulated by the phase-shift angle. Consequently, output characteristic can also be expressed as

$$
\begin{equation*}
V_{2}=\frac{2 \omega L_{\sigma}}{\pi \cdot(\pi-\Delta \phi)} \cdot \frac{P_{2}}{V_{1}} \tag{4}
\end{equation*}
$$

The control unit is based on the TMS320F240. The DSP chip not only generates pulsewidth modulation to regulate the output voltage but also provides other functions including soft start, fault alarm, and various fault protections. Furthermore, the advanced control strategy can be easily introduced into the control algorithm in virtue of the powerful digital-processing capability.

## A. Design of Inductor

The inductors play an important part in energy transfer as well as in the implementation of soft switching. Their values should be determined synthetically: very small inductance will result in discontinuous current. However, very large inductance will influence the ZVS condition. Take $L_{2}$ for example.

In the previous analysis, $L_{2}$ is thought to be large enough to ensure the power supply as a current source. The inductance cannot be too large because of the limitation of volume, weight, and power loss. Hence, the ripple of the output current cannot be neglected. Furthermore, very large value of $L_{2}$ will influence the period of $D_{S 1}$ 's conducting and result in $S_{1}$ losing the ZVS condition. The reason is as follows.

Due to the transformer leakage inductance, when $S_{2}$ turns off, the primary winding current will keep its former direction. The sum of $i_{L 1}$ and $i_{p}$ flows through $D_{S 1}$ and charges $C_{1}$. During this period, the secondary winding current flows through $D_{S 4}$ in the former direction, and $i_{L 2}$ also freewheels through $D_{S 4}$.

The voltage across the leakage inductance is the sum of $V_{C 1}$ and $V_{C 4} / n . V_{C 4} / n$ is $V_{C 4}$ converted to transformer primary side, and $n$ is the turn ratio of transformer. Because the voltage across $L_{\alpha}$ is large, the primary winding current changes its direction rapidly and increases in the opposite direction. As soon as $i_{p}$ is equal to $i_{L 1}$, the current flowing through $D_{S 1}$ will decrease to zero, and $D_{S 1}$ will cease conducting. If the gate
drive signal is still not sent at this moment, the voltage across $S_{1}$ will increase, and $S_{1}$ will lose the ZVS condition.
To ensure the ZVS condition of $S_{1}$, the interval between the gate drive signals of $S_{2}$ and $S_{1}$ should be lessened. Hence, the gate drive signal of $S_{1}$ is required to be given before the primary winding current increases to the value of $i_{L 1}$. However, the very short interval between the drive signals of $S_{1}$ and $S_{2}$ will endanger the safe operation of insulated-gate bipolar transistors (IGBTs). Furthermore, as $D_{S 4}$ turns off by a certain reverse voltage, the reverse-recovery effect of $D_{S 4}$ cannot be ignored.

On the other hand, the suitable value of $L_{2}$ could guarantee $i_{L 2}$ decreasing to zero after $S_{2}$ turns off. When $i_{L 2}$ drops to zero, $D_{S 4}$ will cease conducting. Both the primary and secondary windings' voltage will change the polarity gradually, and the voltage across the leakage inductance will decrease, changing from $V_{C 1}+V_{C 4} / n$ to $V_{C 1}-V_{C 3} / n$. Therefore, the changing rate of primary winding current will be reduced, and the interval of $D_{S 1}$ 's conducting will be prolonged. Thus, the wider ZVS condition for $S_{1}$ is created.

The value of $L_{2}$ can be calculated as follows:

$$
\begin{align*}
i_{L 2 \min } & =I_{\mathrm{av}}-\frac{1}{2} \Delta i_{L 2} \\
& =\frac{P_{2}}{V_{2}}-\frac{P_{2}}{V_{2}} \cdot \frac{(1-D) T_{s} R}{2 L_{2}} \\
& =\frac{P_{2}}{V_{2}}\left(1-\frac{1-D}{2 \tau_{L 2}}\right)  \tag{5}\\
\tau_{L 2} & =\frac{L_{2}}{R \cdot T_{S}}  \tag{6}\\
i_{L 2 \min } & \leq 0 . \tag{7}
\end{align*}
$$

Substituting (5) and (6) into (7), the requirement of $L_{2}$ is deduced as

$$
\begin{equation*}
L_{2} \leq \frac{R \cdot T_{S} \cdot(1-D)}{2} \tag{8}
\end{equation*}
$$

In the above formulas, $P_{2}$ is the output power, and $I_{\mathrm{av}}$ is the average output current. $\Delta i_{L 2}$ is the output-current ripple. $D$ is the duty cycle of the switch, while $T_{s}$ is the switching period. $i_{L 2 \text { min }}$ is the minimum of inductor current $i_{L 2}$. The analysis is based on the condition of resistance load, and $R$ is the load resistance. As for other kinds of load, the requirement of the inductor can be expressed as

$$
\begin{equation*}
L_{2} \leq \frac{V_{2}^{2} \cdot T_{S} \cdot(1-D)}{2 \cdot P_{2}} \tag{9}
\end{equation*}
$$

Substituting the specification (given in Section V) into (9), the requirement of inductor $L_{2}$ can be calculated as

$$
L_{2} \leq \frac{V_{2}^{2} \cdot T_{S} \cdot(1-D)}{2 \cdot P_{2 \mathrm{MAX}}}=\frac{144^{2} \cdot 50 \cdot 0.5}{2 \cdot 1500}=172.8 \mu \mathrm{H}
$$

In terms of the above design procedure, the converter can achieve the ZVS condition in the large-load range. Besides, $D_{S 4}$ softly turns off due to the current decreasing to zero and avoids diode reverse recovery.


Fig. 9. Photograph of the prototype.

TABLE I
Parameters of the Prototype

| Parameters | Symbol | Value |
| :--- | :--- | :--- |
| Input voltage | $V_{I}$ | 60 Vdc |
| Output voltage | $V_{2}$ | 144 Vdc |
| Rated power | $P_{2}$ | 1000 W |
| Maxim Power | $P_{2 M a x}$ | 1500 W |
| Transformer turn ratio | $n$ | $2: 5$ |
| Input inductor | $L_{1}$ | $138 \mu \mathrm{H}$ |
| Output inductor | $L_{2}$ | $98 \mu \mathrm{H}$ |
| Leakage inductance | $L_{\sigma I}$ | $4 \mu \mathrm{H}$ |
| Switching frequency | $f$ | 20 kHz |
| Primary switches | $S_{1}, S_{2}$ | $\mathrm{CM} 150 \mathrm{DY}-12 \mathrm{H}$ |
| Secondary switches | $S_{3,}, S_{4}$ | $\mathrm{CM} 150 \mathrm{DY}-12 \mathrm{H}$ |
| Parallel capacitance | $C_{S 1}, C_{S 2}, C_{S 3}, C_{S 4}$ | $1 \mu \mathrm{~F}$ |

## B. Design of Dead Time

As explained in the theoretical principle, the duties of the main switches are identical and equal to 0.5 . In the practical applications, there should be a blank interval between the drive signals of the switches to prevent the accidental short circuit of power source. This interval is also called dead time.

The dead time of the proposed converter is decided by the following two factors.

1) The interval should be long enough to ensure the safe operation: when the upper (lower) switch begins to turn on, the current in the lower (upper) switch of the same leg must have decreased to zero and turned off for certain.
2) The interval should not affect the soft-switching condition. The detail analysis could be referred in [8]. Therefore, the value of dead time should be decided by both the safe operation and the ZVS condition. Synthetically, the dead time of the proposed converter is deduced as $4 \mu \mathrm{~s}$.


Fig. 10. Waveform of gate drive signal. (a) Gate drive signal in light load. (b) Gate drive signal in heavy load. $V_{g e 1}:[\mathrm{Ch} 1: 20 \mathrm{~V} / \mathrm{div}], V_{g e 2}:[\mathrm{Ch} 3:$ $20 \mathrm{~V} / \mathrm{div}], V_{g e 3}:[\mathrm{Ch} 2: 20 \mathrm{~V} / \mathrm{div}], V_{g e 4}:$ [Ch4: $\left.20 \mathrm{~V} / \mathrm{div}\right]$, Time base: $25 \mu \mathrm{~S} / \mathrm{div}$.

## C. Design of Parallel Capacitance

Parallel capacitance could help the switch get the zerovoltage turning off. It also influences the zero-voltage turning on. Take the turning-on period of $S_{2}$ as an example.

The soft-switching condition of $S_{2}$ is that, during the parallel capacitance's discharging interval, the voltage across $S_{2}$ decreases to zero, and the antiparallel diode $D_{S 2}$ conducts before the gate drive signal $V_{g e 2}$ is given. If the capacitance $C_{S 2}$ is very large, the discharging period will end after the gate drive signal is given and the zero-voltage turning-on condition is lost.

From the detail operational principle of Stages 2 and 3, the restriction can be deduced as

$$
\begin{equation*}
T_{d} \geq T_{10} \geq \frac{V_{1} \cdot 2 C_{S 2}}{D \cdot\left(i_{p}-i_{L 1}\right)} \tag{10}
\end{equation*}
$$

where $T_{d}$ is dead time and equal to $4 \mu \mathrm{~s}$. The difference between $T_{10}$ and $T_{d}$ can be neglected. With $T_{d}$ substituted into (10), the range of parallel capacitance $C_{S 2}$ is confined as

$$
\begin{equation*}
C_{S 2} \leq \frac{\left(i_{p}\left(t_{1}\right)-i_{L 1}\right) \cdot D \cdot T_{d}}{2 V_{1}} \leq \frac{\left(i_{p}\left(t_{2}\right)-i_{L 1}\right) \cdot D \cdot T_{d}}{2 V_{1}} \tag{11}
\end{equation*}
$$

In terms of the above simplification, the primary current at $t_{2}$ can be calculated as

$$
\begin{equation*}
i_{p}\left(t_{2}\right)=i_{p}\left(\phi_{1}\right)=\frac{2 \Delta \phi-\pi}{2 \omega L_{\sigma}} V_{1}+\frac{\pi}{2 \omega L_{\sigma}} V_{2} \tag{12}
\end{equation*}
$$

For the stability of the proposed converter, the maximum of phase-shift angle is restricted as $\pi / 4$. Then, substituting the

(a)

(b)

(c)

(d)

Fig. 11. Collector-emitter voltage $V_{c e}$, collector current $I_{D S}$, and gate drive signal $V_{g e}$ of switches in heavy load $\left(P_{2}: 900 \mathrm{~W}\right)$. (a) $S_{1}: I_{D S 1}:[\mathrm{Ch} 1: 20 \mathrm{~A} /$ div], $V_{c e 1}:[\mathrm{Ch} 4: 20 \mathrm{~V} / \mathrm{div}], V_{g e 1}:[\mathrm{Ch} 2: 20 \mathrm{~V} / \mathrm{div}]$. (b) $S_{2}: I_{D S 2}:[\mathrm{Ch} 1: 20 \mathrm{~A} /$ div], $V_{c e 2}:[\mathrm{Ch} 4: 20 \mathrm{~V} / \mathrm{div}], V_{g e 2}:[\mathrm{Ch} 2: 20 \mathrm{~V} / \mathrm{div}]$. (c) $S_{3}: V_{g e 3}:$ [Ch1: $5 \mathrm{~V} / \mathrm{div}], I_{D S 3}:[\mathrm{Ch} 2: 20 \mathrm{~A} / \mathrm{div}], V_{c e 3}:[\mathrm{Ch} 4: 100 \mathrm{~V} / \mathrm{div}]$. (d) $S_{4}: V_{g e 4}$ : [Ch1: $5 \mathrm{~V} / \mathrm{div}], I_{D S 4}:[\mathrm{Ch} 2: 20 \mathrm{~A} / \mathrm{div}], V_{c e 4}:[\mathrm{Ch} 4: 100 \mathrm{~V} / \mathrm{div}]$. Time base: $10 \mu \mathrm{~S} / \mathrm{div}$.
specification into (12), $i_{p}\left(t_{2}\right)$ can be drawn as

$$
\begin{aligned}
i_{p}\left(t_{2}\right) \leq i_{p}\left(\frac{\pi}{4}\right) & =\frac{2 \Delta \phi-\pi}{2 \cdot 2 \pi \cdot f \cdot L_{\sigma}} 60+\frac{\pi}{2 \cdot 2 \pi \cdot f \cdot L_{\sigma}} \frac{144}{2.5} \\
& =86.25 \mathrm{~A} .
\end{aligned}
$$

The minimum of $i_{L 1}$ can be calculated by

$$
\begin{equation*}
i_{L 1}=I_{\mathrm{av}}=\frac{P_{2}}{V_{1} \cdot \eta} \tag{13}
\end{equation*}
$$

where $P_{2}$ is output power and $\eta$ is the efficiency.
With the parameters substituted into the earlier equation, the maximum of $C_{S 2}$ is equal to $1.4 \mu \mathrm{~F}$.

In the specifications of IGBT, parallel capacitance is much less than the maximum of $C_{S 2}$ and ensures the ZVS condition.

## V. Experimental Verification

A prototype of soft-switching bidirectional dc/dc converter has been built to verify the earlier analysis.

Due to laboratory constraints, IGBTs are chosen as the main switches. In the future, MOSFETs, which are more suitable for the proposed type of soft switching, will be chosen as the main switches in the next-generation prototype.

The prototype is shown in Fig. 9, and its specification is given in Table I.

Fig. 10(a) and (b) shows the waveforms of gate drive signal in different loads. It shows that the phase-shift angle between $V_{g e 1}$ and $V_{g e 3}$ depends on the load: In light load, the phase-shift angle is small; in heavy load, the phase-shift angle becomes bigger. These results coincide with the output characteristic depicted by (1).
Fig. 11 shows experimental waveforms in $900-\mathrm{W}$ output power, including collector current, gate drive signal, and $V_{c e}$ of each switch, respectively. $I_{D S}$ is the current flowing through the switch, including the IGBT and its antiparallel diode. It shows that the current transfers from the antiparallel diode to the IGBT in the commutation period. The voltage waveforms demonstrate that the voltage across those switches decreases to zero before the gate drive signal is given. These experimental results testify that the switch gets its ZVS condition at heavy load.

In Fig. 12, the experimental results of zero-voltage turn on in 15-W output power are shown. Similar to Fig. 11, Fig. 12 shows gate drive signal and $V_{c e}$ of each switch, respectively. The collector-emitter voltage decreases to zero before the switch gets the gate drive signal. It demonstrates that the switch realizes ZVS in the light load. Both Figs. 11 and 12 prove that switches can achieve ZVS in different output power.
Fig. 13(a) and (b) shows the waveforms when $L_{2}$ is $98 \mu \mathrm{H}$ and $238 \mu \mathrm{H}$, respectively, and shows that the different value of inductor $L_{2}$ will affect the interval of $D_{S 1}$ 's conducting. In Fig. 13(a), $S_{1}$ turns on with ZVS. Fig. 13(b) shows that $D_{S 1}$ would turn off ahead because of the bigger inductor $L_{2}$. Thus, it endangers the ZVS condition of $S_{1}$. The waveform verifies the validity of the design consideration.

Fig. 14 shows the efficiency of the proposed converter and that of a hard-switching half-bridge converter with the same parameters. Curve " $*$ " is the efficiency of the proposed one, and the lower curve is that of half-bridge converter. Compared


Fig. 12. Collector-emitter voltage $V_{c e}$ and gate drive signal $V_{g e}$ of switches in light load $\left(P_{2}: 15 \mathrm{~W}\right)$. (a) $S_{1}: V_{g e 1}:[\mathrm{Ch} 1: 5 \mathrm{~V} / \mathrm{div}], V_{c e 1}:[\mathrm{Ch} 2: 50 \mathrm{~V} / \mathrm{div}]$. (b) $S_{2}: V_{g e 2}:[\mathrm{Ch} 1: 5 \mathrm{~V} / \mathrm{div}], V_{c e 2}$ [Ch2: $\left.50 \mathrm{~V} / \mathrm{div}\right]$. (c) $S_{3}: V_{g e 3}:[\mathrm{Ch} 1:$ $5 \mathrm{~V} / \mathrm{div}], V_{c e 3}:[\mathrm{Ch} 2: 50 \mathrm{~V} / \mathrm{div}]$. (d) $S_{4}: V_{g e 4}:[\mathrm{Ch} 1: 5 \mathrm{~V} / \mathrm{div}], V_{c e 4}:[\mathrm{Ch} 2:$ $50 \mathrm{~V} / \mathrm{div}]$. Time base: $10 \mu \mathrm{~S} /$ div.
with loss of the switches, the power loss of the inductors cannot be neglected at light load. Therefore, the proposed converter's efficiency is a bit lower than that of the hardswitching converter at light load. With load increasing, the ratio


Fig. 13. Collector-emitter voltage $V_{c e}$ and gate drive signal $V_{g e}$ of $S_{1}$ with different $L_{2}$. (a) $L_{2}=98 \mu \mathrm{H}, V_{g e 1}$ : [Ch1: $\left.10 \mathrm{~V} / \mathrm{div}\right], V_{c e 1}:[\mathrm{Ch} 2: 50 \mathrm{~V} / \mathrm{div}]$, Time base: $10 \mu \mathrm{~S} / \mathrm{div}$. (b) $L_{2}=238 \mu \mathrm{H}, V_{g e 1}:[\mathrm{Ch} 1: 10 \mathrm{~V} / \mathrm{div}], V_{c e 1}:[\mathrm{Ch} 2$ : $50 \mathrm{~V} / \mathrm{div}]$, Time base: $5 \mu \mathrm{~S} /$ div.


Fig. 14. Efficiency chart.
of the inductors' loss to the switches' loss decreases dramatically, and the inductors' loss is negligible. Then, the efficiency of the proposed converter is higher than that of the hard-switching converter. The comparison illustrates that the efficiency of the proposed topology is about $2 \%$ higher from half-load to full-load condition.

## VI. Conclusion

This paper has proposed a novel bidirectional dc/dc converter. It has attractive features including simple topology, small number of switches, and flexible control strategy. Moreover,
it achieves ZVS for the entire active switches and soft commutation for the rectifier diode over a wide load range in terms of the proposed design consideration. Consequently, the power loss is reduced, and the diode reverse-recovery problem is solved. In addition, it seems more attractive in the highpower applications, and the efficiency can be higher with the suitable main switches. The experimental results demonstrate the validity of the theoretical analysis.

## REFERENCES

[1] F. Z. Peng, H. Li, G.-J. Su, and J. S. Lawler, "A new ZVS bidirectional DC-DC converter for fuel cell and battery application," IEEE Trans. Power Electron., vol. 19, no. 1, pp. 54-65, Jan. 2004.
[2] M. D. Jain and P. Jain, "A bidirectional DC-DC converter topology for low power application," IEEE Trans. Power Electron., vol. 15, no. 4, pp. 595-606, Jul. 2000.
[3] R. Williams and W. Grabowski, "Single package 30-V battery disconnect switch facilities battery multiplexing in notebook computers," in Proc. IEEE APEC, 1998, pp. 691-699.
[4] K. Ma and Y. Lee, "An integrated flyback converter for DC uninterruptible power supplies," IEEE Trans. Power Electron., vol. 11, no. 2, pp. 318327, Mar. 1996.
[5] P. Jose and N. Mohan, "A novel ZVS bidirectional Cuk converter for dual voltage systems in automobiles," in Proc. 29th Annu. IEEE IECON, Nov. 2-6, 2003, vol. 1, pp. 117-122.
[6] H. Li, F. Z. Peng, and J. Lawler, "Modeling, simulation, and experimental verification of soft-switched bi-directional dc-dc converters," in Conf. Rec. IEEE APEC, 2001, vol. 2, pp. 736-742.
[7] Z. R. Martinez and B. Ray, "Bidirectional dc/dc power conversion using constant frequency multi-resonant topology," in Proc. IEEE APEC, 1994, vol. 2, pp. 991-997.
[8] M. Gang, Q. Wenlong, L. Yuanyuan, and L. Bin, "A novel soft switching bidirectional DC/DC converter," in Proc. ICEMS, 2005, vol. 2, pp. 1075-1079.
[9] W. Yu and J. S. Lai, "Ultra high efficiency bidirectional dc-dc converter with multi-frequency pulse width modulation," in Proc. IEEE APEC, 2008, pp. 1079-1084.
[10] J. Wang, F. Z. Peng, J. Anderson, A. Joseph, and R. Buffenbarger, "Low cost fuel-cell converter system for residential power generation," IEEE Trans. Power Electron., vol. 19, no. 5, pp. 1315-1322, Sep. 2004.
[11] H. J. Chiu and L. W. Lin, "A bidirectional DC-DC converter for fuel cell electric vehicle driving system," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 950-958, Jul. 2006.
[12] D. Xu, C. Zhao, and H. Fan, "A PWM plus phase-shift control bidirectional DC-DC converter," IEEE Trans. Power Electron., vol. 19, no. 3, pp. 666-675, May 2004.
[13] H. Xiao and S. Xie, "A ZVS bidirectional DC-DC converter with phaseshift plus PWM control scheme," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 813-823, Mar. 2008.
[14] J. Chang, T. Sun, and A. Wang, "Highly compact AC-AC converter achieving a high voltage transfer ratio," IEEE Trans. Ind. Electron., vol. 49, no. 2, pp. 345-352, Apr. 2002.
[15] H. Li and F. Z. Peng, "Modeling of a new ZVS bi-directional dc-dc converter," IEEE Trans. Aerosp. Electron. Syst., vol. 40, no. 1, pp. 272283, Jan. 2004.
[16] B. Szabodos and U. Schaible, "Peak power bi-directional transfer from high speed flywheel to electrical regulated bus voltage system: A practical proposal for vehicular technology," IEEE Trans. Energy Convers., vol. 13, no. 1, pp. 34-41, Mar. 1998.
[17] H. L. Chan, K. W. E. Cheng, and D. Sutanto, "ZCS-ZVS bi-directional phase-shifted DC-DC converter with extended load range," Proc. Inst. Elect. Eng.-Elect. Power Appl., vol. 150, no. 3, pp. 269-277, May 2003.
[18] K. D. T. Ngo and R. Webster, "Steady-state analysis and design of a switched-capacitor dc-dc converter," IEEE Trans. Aerosp. Electron. Systs., vol. 30, no. 1, pp. 92-101, Jan. 1994.
[19] H. Chung, "Design and analysis of a switched-capacitor-based step-up DC-DC converter with continuous input current," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 46, no. 6, pp. 722-730, Jun. 1999.
[20] K. Jin and X. Ruan, "Zero-voltage-switching multi-resonant three-level converters," IEEE Trans. Ind. Electron., vol. 54, no. 3, pp. 1705-1715, Jun. 2007.
[21] J.-J. Lee and B.-H. Kwon, "DC-DC converter using a multiple-coupled inductor for low output voltages," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 467-478, Feb. 2007.
[22] K.-H. Cheng, C.-F. Hsu, C.-M. Lin, T.-T. Lee, and C. Li, "Fuzzy-neural sliding-mode control for DC-DC converters using asymmetric Gaussian membership functions," IEEE Trans. Ind. Electron., vol. 54, no. 3, pp. 1528-1536, Jun. 2007.
[23] H. Chung, S. Y. R. Hui, and S. C. Tang, "Development of a multistage current-controlled switched-capacitor step-down dc/dc converter with continuous input current," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 7, pp. 1017-1025, Jul. 2000.
[24] R.-J. Wai, C.-Y. Lin, R.-Y. Duan, and Y.-R. Chang, "High-efficiency DC-DC converter with high voltage gain and reduced switch stress," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 354-364, Feb. 2007.
[25] K. M. Cho, W. S. Oh, Y. T. Kim, and H. J. Kim, "A new switching strategy for pulse width modulation (PWM) power converters," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 330-337, Feb. 2007.
[26] O. C. Mak, Y. C. Wong, and A. Ioinovici, "Step-up dc power supply based on a switched-capacitor circuits," IEEE Trans. Ind. Electron., vol. 42, no. 1, pp. 90-97, Feb. 1995.
[27] J. Liu, Z. Chen, and Z. Du, "A new design of power supplies for pocket computer system," IEEE Trans. Ind. Electron., vol. 45, no. 2, pp. 228-235, Apr. 1998.
[28] J. Lin and H. Y. Hsieh, "Dynamics analysis and controller synthesis for zero-voltage-transition PWM power converters," IEEE Trans. Power Electron., vol. 15, no. 2, pp. 205-214, Mar. 2000.


Gang Ma received the B.S. and M.S. degrees in electrical engineering from North China Electric Power University, Hebei, China, in 1997 and 2000, respectively, and the Ph.D. degree in electrical engineering from Tsinghua University, Beijing, in 2007.

From 2000 to 2003, he was with the Electric Vehicle Research Center, Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, where he worked on developing soft-switching power converter for fuel-cell electric vehicles and motor-drive applications. In 2003, he was with the National Laboratory of Power Electronics, Tsinghua University, where he worked on high-efficiency dc-dc converter. He is currently an Engineer with the Power Grid Department, China Power Engineering Consulting Group Corporation, Beijing. His research interests include soft-switching converters, HVdc, modeling and simulation of powerelectronic systems, and applications of power electronics.


Wenlong Qu was born in Shanghai, China, on February 6, 1946. He received the B.S. degree in electrical engineering from Tsinghua University, Beijing, China, in 1970.
Since 1970, he has been teaching in the Department of Electrical Engineering, Tsinghua University, where he is currently a Professor. He teaches courses on power electronics. He is the author of more than 70 technical papers on power electronics and motor control. He is the holder of several patents. His research interests include ac and dc motor control, dc-dc converters, soft-switching techniques, electric-vehicle drives, and power-steering-system control.


Gang Yu was born in Shandong Province, China, on January 24, 1961. He received the B.S. degree in electrical engineering from Shandong University, Shandong, China, in 1982, the M.S. degree in electrical engineering from China Electric Power Research Institute, Beijing, China, and the Ph.D. degree in electrical engineering from Tsinghua University, Beijing, in 2007.
From 1982 to 1998, he was with the WeiFang Electric Power Bureau, as Senior Engineer, Deputy Director, and, finally, as Director-in-Chief. From 1998 to 2002, he was the General Manager of the China Power Engineering Consulting Group Corporation, Beijing, where since 2003, he has been a Vice-President. He is currently also the Vice-Director-in-Chief of the Electric Power Planning and Engineering Institute, Beijing. Since 1982, he has been conducting research on power engineering. He has published more than 30 papers. His research interests include testing and detecting technology of power equipment, ultrahigh-voltage ac-transmission projects, substation grounding, HVdc, and applications of power electronics.

Dr. Yu is a Senior Member of the Chinese Society for Electrical Engineering. He serves as the Director of the Power Transmission Study Committee and as Vice-Director of the Engineering Economic Study Committee.


Yuanyuan Liu received the B.S. and M.S. degrees in electrical engineering from Tsinghua University, Beijing, China, in 2005 and 2007, respectively.

In 2005, she was with the National Laboratory of Power Electronics, Tsinghua University, where she worked on high-efficiency dc-dc converters. She is currently an Engineer with the China Airport Construction Corporation of the Civil Aviation Administration, Beijing. Her research interests include soft-switching converters, modeling and simulation of power-electronic systems, and applications of new power semiconductor devices.


Ningchuan Liang was born in Wuhan, China, on January 28, 1988. He is currently working toward the B.S. degree in electrical engineering at Huazhong University of Science and Technology, Wuhan.
His research interests include power systems and automation, soft-switching converters, motor drive control, and modeling and simulation of power systems.


Wenzhong Li received the B.S. and M.S. degrees from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 1991 and 1994, respectively, and the Ph.D. degree from the National University of Singapore, Singapore, in 2005.

He is currently a Research Fellow with the University of Rostock, Rostock, Germany. He is the author of dozens of technical papers and is the holder of several patents. His research interests include magnetic-nanoparticle-based applications for regenerative medicine, the design and fabrication of the microelectromechanical systems for biomedical applications, and mechanical and electrical integration.


[^0]:    Manuscript received January 14, 2008; revised May 20, 2008, June 26, 2008, November 17, 2008, and December 19, 2008. First published March 31, 2009; current version published June 3, 2009. This work was supported by the Delta Power Electronics Fund.
    G. Ma was with the National Laboratory of Power Electronics, Tsinghua University, Beijing 100084, China. He is now with the Power Grid Department, China Power Engineering Consulting Group Corporation, Beijing 100000, China (e-mail: gma@cpecc.net).
    W. Qu is with the Department of Electrical Engineering, Tsinghua University, Beijing 100084, China (e-mail: qwl@mail.tsinghua.edu.cn).
    G. Yu is with the China Power Engineering Consulting Group Corporation, Beijing 100000, China, and also with the Electric Power Planning and Engineering Institute, Beijing 100011, China (e-mail: gyu@cpecc.net).
    Y. Liu is with the China Airport Construction Corporation of the Civil Aviation Administration, Beijing 100000, China (e-mail: liu.yuanyuan82@ gmail.com).
    N. Liang is with Huazhong University of Science and Technology, Wuhan 430000, China (e-mail: 1988_liang@sina.com).
    W. Li is with the University of Rostock, 18057 Rostock, Germany (e-mail: wenzhong.li@med.uni-rostock.de).

    Digital Object Identifier 10.1109/TIE.2009.2017566

