

## Article

# Activation Enhancement and Grain Size Improvement for Poly-Si Channel Vertical Transistor by Laser Thermal Annealing in 3D NAND Flash

Tao Yang<sup>1,2,3</sup> , Zhiliang Xia<sup>1,2,3,\*</sup>, Dongyu Fan<sup>1,2,3</sup>, Dongxue Zhao<sup>1,2,3</sup>, Wei Xie<sup>3</sup>, Yuancheng Yang<sup>3</sup>, Lei Liu<sup>3</sup>, Wenxi Zhou<sup>3</sup> and Zongliang Huo<sup>1,2,3,\*</sup>

<sup>1</sup> Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China

<sup>2</sup> University of Chinese Academy of Sciences, Beijing 100049, China

<sup>3</sup> Yangtze Memory Technologies Co., Ltd., Wuhan 430205, China

\* Correspondence: xiazhiliang@ime.ac.cn (Z.X.); huozongliang@ime.ac.cn (Z.H.)

**Abstract:** The bit density is generally increased by stacking more layers in 3D NAND Flash. Lowering dopant activation of select transistors results from complex integrated processes. To improve channel dopant activation, the test structure of vertical channel transistors was used to investigate the influence of laser thermal annealing on dopant activation. The activation of channel doping by different thermal annealing methods was compared. The laser thermal annealing enhanced the channel activation rate by at least 23% more than limited temperature rapid thermal annealing. We then comprehensively explore the laser thermal annealing energy density on the influence of Poly-Si grain size and device performance. A clear correlation between grain size mean and grain size sigma, large grain size mean and sigma with large laser thermal annealing energy density. Large laser thermal annealing energy density leads to tightening threshold voltage and subthreshold swing distribution since Poly-Si grain size regrows for better grain size distribution with local grains optimization. As an enabler for next-generation technologies, laser thermal annealing will be highly applied in 3D NAND Flash for better device performance with stacking more layers, and opening new opportunities of novel 3D architectures in the semiconductor industry.

**Keywords:** 3D NAND Flash; vertical channel transistor; laser thermal annealing; dopant activation; Poly-Si; grain size



**Citation:** Yang, T.; Xia, Z.; Fan, D.; Zhao, D.; Xie, W.; Yang, Y.; Liu, L.; Zhou, W.; Huo, Z. Activation Enhancement and Grain Size Improvement for Poly-Si Channel Vertical Transistor by Laser Thermal Annealing in 3D NAND Flash. *Micromachines* **2023**, *14*, 230. <https://doi.org/10.3390/mi14010230>

Academic Editor: Jung Ho Yoon

Received: 16 December 2022

Revised: 7 January 2023

Accepted: 9 January 2023

Published: 16 January 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction


With the continuous development of smartphones, 5G, and data centers, the market demand for higher bit density has grown rapidly. The bit density is generally increased by stacking more layers in 3D NAND Flash [1–8]. However, stacking more layers makes integrated processes more complex, leading to worse wafer stress [9–11] and leakage caused by fluorine attack [12]. Meanwhile, the doping profile of vertical select transistors needs to be well controlled for better performance. This limits the high-temperature process for the vertical select transistor channel dopant activation. Therefore, the vertical select transistor must be forced to accept the low temperature to activate the channel dopant. To transition to the higher dopant activation process, laser thermal annealing (LTA) can achieve and meet the requirements of a low thermal budget. The LTA is well applied in power devices extending the Si-based devices with  $\mu\text{m}$ -scale deep activation [13–15], CMOS logic, and 3D sequential integration for active area formation and source/drain activation [16–18]. However, LTA has been less studied for memory applications compared with these fields. In the DRAM field, polysilicon contact plug annealing [19] is considered to remove voids with LTA. While in 3D NAND Flash, Lisoni et al. proposed the use of LTA to crystallize amorphous silicon channel in vertical channel transistors [20], thus optimizing the grain size. Son et al. used numerical simulation to study the laser conditions with multipath and

beam overlap to improve temperature uniformity within the annealed area [21]. However, channel dopant activation in vertical transistors has not been studied. Therefore, it is essential to study the dopant activation and Poly-Si channel grains of vertical channel transistors for 3D NAND Flash application.

In this work, we demonstrated the dopant activation and the engineering of Poly-Si channel grains in vertical channel transistor devices by laser thermal annealing in 3D NAND Flash. The activation of channel dopant by different thermal annealing methods was compared, and the results show that the LTA enhanced the channel activation rate by at least 23% more than RTA. We then comprehensively explored the LTA energy density's influence on Poly-Si grain size and device performance. A clear correlation was discovered between grain size mean and grain size sigma, large grain size mean and sigma with large LTA energy density. Large LTA energy density leads to tightening threshold voltage and subthreshold swing distribution, which is by Poly-Si grain size regrowth for better grain size distribution with local grains optimization by larger energy density LTA.

## 2. Experiments

Figure 1 outlines this work's main fabrication steps of the vertical channel transistor test structure. The inset shows the detailed structure of the vertical channel transistor. The Poly-Si channel is filled, the ion implantation of boron is used for channel doping, and then drain doping formation occurs and low temperature rapid thermal annealing (RTA) within seconds or through nanosecond laser thermal annealing, which was followed by activation and annealing. In order to determine the LTA energy density condition, the maximum energy density is determined by the temperature of the substrate, which will not cause a fluorine attack problem in 3D NAND Flash and does not lead to cracks and loss of continuity of the dielectric films. The minimum energy density is determined by the channel dopants that were activated for electrical requirements. Therefore, the LTA energy density range was simulated based on well calibrated COMSOL Multiphysics software. The Synopsys Sentaurus TCAD extracted the dopant activation rate based on the dopant's secondary ion mass spectroscopy (SIMS) results in the Poly-Si channel. The Keysight B1500 semiconductor parameter analyzer was used for electrical measurements. The Poly-Si grain is characterized by Transmission Electron Microscope (TEM) and, with an nm-scale precision, Precession Electron Diffraction (PED) technology.



**Figure 1.** The main fabrication steps of the vertical channel transistor test structure. The schematic diagram of laser thermal annealing vertical channel transistors array. The inset shows the detailed structure of the vertical channel transistor.

### 3. Results and Discussion

Figure 2 shows the  $I_d$ - $V_g$  characteristics of the RTA and LTA  $m J/cm^2$ (LTA-m). LTA-m shows a higher threshold voltage ( $V_{th}$ ). To determine the cause, the PED is used to quantify the grain size of analyzed samples, and the LTA-m obtains a larger grain size than RTA. Then the grain size distribution was applied to the Sentaurus TCAD simulation based on [22], and the dopant activation rate of fitted  $I_d$ - $V_g$  curves was extracted. The simulation shown in Figure 3 shows that the boron activation rate of LTA-m is at least 23% higher than the RTA method. The enlarged grain size with fewer grain boundaries leads to fewer traps. This indicates that the LTA can enhance dopant activation. Meanwhile, the Poly-Si recrystallization can be enhanced for larger grain sizes.




Figure 2. The  $I_d$ - $V_g$  characteristics of the RTA and LTA-m. The inset is the PED graphs of the cross-section view of the Poly-Si channel with RTA and LTA-m and the grain size mean value of RTA and LTA-m.





Figure 3. Measured boron concentration after ion implantation as implanted SIMS. Simulated the boron concentration of subsequent activation with RTA and LTA-m by Sentaurus TCAD.

In order to investigate the influence of different LTA energy densities within the safety range on the Poly-Si channel, we chose three LTA energy density values of  $l \text{ J/cm}^2$  (LTA-l),  $m \text{ J/cm}^2$  (LTA-m) and  $h \text{ J/cm}^2$  (LTA-h), wherein,  $l < m < h$ . Figure 4 shows the PED graphs of the cross-section view of Poly-Si with different thermal conditions. In order to maintain the stability of data statistics, more than eight channel holes are required, and the grain size distribution is statistically stable to extract the grain size distribution. Then, the grain size distribution is shown in Figure 5. The LTA energy density increases, leading to larger grain size. It can be seen that a larger LTA energy density mainly leads to small grains regrowth. The larger the LTA energy density leads to small-sized grains. Meanwhile, the large grains of each LTA energy density on the right show almost no growth. The absorbed energy may be more helpful to the growth of small grains due to the short laser time, which means local grain size optimization.



**Figure 4.** The PED graphs of the cross-section view of Poly-Si with different thermal conditions, RTA, LTA-l, LTA-m, and LTA-h.

Figure 6 shows the correlation between grain size mean and grain size sigma. The larger grain size mean leads to the larger grain size sigma with the same thermal method. The RTA method has a larger grain size sigma under the same grain size mean. That is, different annealing methods lead to different recrystallization states of Poly-Si. The LTA method can improve the uniformity of Poly-Si grain size while increasing the grain size mean. The RTA method has worse grain size distribution than the LTA since the RTA forms more nucleating sites leading to more small grains, while LTA may form fewer nucleating sites. Meanwhile, the laser energy may be localized, so the energy provided is more helpful to the growth of small grains. Therefore, the LTA method is helpful for the growth of Poly-Si grains with better distribution.




Figure 5. The statistics of grain size distribution with different thermal conditions, (a) RTA, (b) LTA-l, (c) LTA-m, and (d) LTA-h.





Figure 6. The correlation between grain size mean and grain size sigma of the Poly-Si channel with different thermal conditions, RTA, LTA-l, LTA-m, and LTA-h. The bars represent mean values, with the error bars showing standard deviation.

Next, the influence of different LTA energy densities on the electrical characteristics of vertical channel transistors is studied. The electrical measurements come from more than 50 vertical transistors of each die. The statistical distribution of  $V_{th}$  and subthreshold swing(SS) are shown in Figure 7. A clear inverted U-shaped trend between LTA energy density and  $V_{th}$ , the largest LTA energy density LTA-h, shows a smaller  $V_{th}$  in the inset of Figure 7a. The  $V_{th}$  is affected by the activation rate of boron in the channel and traps

in the Poly-Si channel. A larger activation rate leads to a larger  $V_{th}$ . Larger grain size with fewer traps leads to smaller  $V_{th}$ . After the energy density reaches LTA-h, the traps in the Poly-Si channel are significantly reduced in larger grain size, leading to a smaller  $V_{th}$ . Finally, the inverted U-shaped trend is formed, while in Figure 7b, the trend of SS is related to the grain size, and a clear improvement is made in SS with the larger LTA energy density. Consequently, LTA improves the grain size distribution in the boron-doped Poly-Si channel. The dose of channel doping with LTA could be further optimized to minimize the large dose impact. The vertical channel transistor could obtain better performance.



**Figure 7.** (a) Threshold voltage, the inset shows the correlation between LTA energy density and threshold voltage, (b) Subthreshold swing and Ion distributions of vertical channel transistors with different thermal conditions, RTA, LTA-l, LTA-m, and LTA-h.

#### 4. Conclusions

We have demonstrated the dopant activation and the engineering of Poly-Si channel grains in vertical channel transistor devices by laser thermal annealing in 3D NAND Flash. The LTA enhanced the channel activation rate by at least 23% more than RTA, leading to a tightening threshold voltage and subthreshold swing distribution, which is caused by Poly-Si grain size regrowth for better grain size distribution with local grains optimization. The laser thermal annealing process with energy density LTA-h can be an enabler for improving device performances. Laser thermal annealing will be highly applied in 3D NAND Flash for next-generation technologies with stacking more layers, opening new opportunities for novel 3D architectures in the semiconductor industry.

**Author Contributions:** Writing—original draft preparation, T.Y.; writing—review and editing, Z.X., D.F., D.Z., W.X., Y.Y., L.L., W.Z. and Z.H. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported in part by the National Key Research and Development Program of China under Grant 2018YFB1107700, and in part by the National Science and Technology Major Project of China under Grant No. 21-02.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** The data presented in this study are available on request from the corresponding author. The data are not publicly available due to confidentiality request.

**Acknowledgments:** This work was supported in part by the National Key Research and Development Program of China under Grant 2018YFB1107700, and in part by the National Science and Technology Major Project of China under Grant No. 21-02.



**Conflicts of Interest:** The authors declare no conflict of interest. W.X., Y.Y., L.L. and W.Z. are the employees of Yangtze Memory Technologies Co., Ltd., The paper reflects the views of the scientists, and not the company.

## References

1. Yamashita, R.; Magia, S.; Higuchi, T.; Yoneya, K.; Yamamura, T.; Mizukoshi, H.; Zaito, S.; Yamashita, M.; Toyama, S.; Kamae, N.; et al. A 512 Gb 3 b/cell flash memory on 64-word-line-layer BiCS technology. In Proceedings of the 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 5–9 February 2017; Volume 60, pp. 196–197.
2. Kim, C.; Cho, J.H.; Jeong, W.; Park, I.H.; Park, H.W.; Kim, D.H.; Kang, D.; Lee, S.; Lee, J.S.; Kim, W.; et al. A 512 Gb 3 b/cell 64-stacked WL 3D V-NAND flash memory. In Proceedings of the 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 5–9 February 2017; Volume 60, pp. 202–203.
3. Lee, S.; Kim, C.; Kim, M.; Joe, S.M.; Jang, J.; Kim, S.; Lee, K.; Kim, J.; Park, J.; Lee, H.J.; et al. A 1 Tb 4 b/cell 64-stacked-WL 3D NAND flash memory with 12 MB/s program throughput. In Proceedings of the 2018 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA, 11–15 February 2018; Volume 61, pp. 340–342.
4. Maejima, H.; Kanda, K.; Fujimura, S.; Takagiwa, T.; Ozawa, S.; Sato, J.; Shindo, Y.; Sato, M.; Kanagawa, N.; Musha, J.; et al. A 512 Gb 3 b/Cell 3D flash memory on a 96-word-line-layer technology. In Proceedings of the 2018 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 11–15 February 2018; Volume 61, pp. 336–338.
5. Siau, C.; Kim, K.H.; Lee, S.; Isobe, K.; Shibata, N.; Verma, K.; Arikawa, T.; Li, J.; Yuh, J.; Amarnath, A.; et al. A 512 Gb 3-bit/Cell 3D Flash Memory on 128-Wordline-Layer with 132 MB/s Write Performance Featuring Circuit-Under-Array Technology. In Proceedings of the 2019 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 17–21 February 2019; pp. 218–220.
6. Higuchi, T.; Kodama, T.; Kato, K.; Fukuda, R.; Tokiwa, N.; Abe, M.; Takagiwa, T.; Shimizu, Y. A 1 Tb 3 b/Cell 3D-Flash Memory in a 170+ Word-Line-Layer Technology. In Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 13–22 February 2021; pp. 428–430.
7. Park, J.; Kim, D.; Ok, S.; Park, J.; Kwon, T.; Lee, H.; Lim, S.; Jung, S.; Choi, H.; Kang, T.; et al. A 176-Stacked 512 Gb 3 b/Cell 3D-NAND Flash with 10.8 Gb/mm<sup>2</sup> Density with a Peripheral Circuit Under Cell Array Architecture. In Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 13–22 February 2021; pp. 422–423.
8. Kim, M.; Yun, S.W.; Park, J.; Park, H.K.; Lee, J.; Kim, Y.S.; Na, D.; Choi, S.; Song, Y.; Lee, J.; et al. A 1Tb 3b/Cell 8th-Generation 3D-NAND Flash Memory with 164 MB/s Write Throughput and a 2.4 Gb/s Interface. In Proceedings of the 2022 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 20–24 February 2022; pp. 136–137.
9. Li, Q.; Zhang, Y.; Zou, X.; Gao, J.; Yang, C.; Ding, L.; Wu, Z.; Li, N.; Zhang, S.; Huo, Z. Influence of rapid thermal annealing on the wafer warpage in 3D NAND flash memory. *Semicond. Sci. Technol.* **2019**, *34*, 02LT01. [[CrossRef](#)]
10. Shi, D.; Xia, Z.; Hu, M.; Mei, G.; Huo, Z. A novel solution to improve saddle-shape warpage in 3D NAND flash memory. *Semicond. Sci. Technol.* **2020**, *35*, 045031. [[CrossRef](#)]
11. Huo, Z.; Cheng, W.; Yang, S. Unleash Scaling Potential of 3D NAND with Innovative Xtacking<sup>®</sup> Architecture. In Proceedings of the 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, 12–17 June 2022; pp. 254–255.
12. Song, Y.; Xia, Z.; Hua, W.; Liu, F.; Huo, Z. Modeling and optimization of Array Leakage in 3D NAND Flash Memory. In Proceedings of the 2018 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA), Beijing, China, 21–23 November 2018; pp. 120–121.
13. Gutt, T.; Schulze, H. Deep melt activation using laser thermal annealing for IGBT thin wafer technology. In Proceedings of the 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD), Hiroshima, Japan, 6–10 June 2010; pp. 29–32.
14. Venturini, J. Laser Thermal Annealing: Enabling ultra-low thermal budget processes for 3D junctions formation and devices. In Proceedings of the 2012 12th International Workshop on Junction Technology, Shanghai, China, 14–15 May 2012; pp. 57–62.
15. Huet, K.; Toqué-Tresonne, I.; Mazzamuto, F.; Emeraud, T.; Besaucèle, H. Laser thermal annealing: A low thermal budget solution for advanced structures and new materials. In Proceedings of the 2014 International Workshop on Junction Technology (IWJT), Shanghai, China, 18–20 May 2014; pp. 1–6.
16. Rosseel, E.; Dhayalan, S.K.; Hikavvy, A.Y.; Loo, R.; Profijt, H.B.; Kohen, D.; Kubicek, S.; Chiarella, T.; Yu, H.; Horiguchi, N.; et al. Selective epitaxial growth of high-P Si: P for source/drain formation in advanced Si nFETs. *ECS Trans.* **2016**, *75*, 347. [[CrossRef](#)]
17. Hung, R.; Khaja, F.A.; Hollar, K.E.; Rao, K.V.; Munnangi, S.; Chen, Y.; Okazaki, M.; Huang, Y.-C.; Li, X.; Chung, H.; et al. Novel solutions to enable contact resistivity <math><1\text{E}-9\ \Omega\text{-cm}^2</math> for 5 nm node and beyond. In Proceedings of the 2018 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), Hsinchu, Taiwan, 16–19 April 2018; pp. 1–2.
18. Fenouillet-Beranger, C.; Brunet, L.; Batude, P.; Brevard, L.; Garros, X.; Cassé, M.; Lacord, J.; Sklenard, B.; Acosta-Alba, P.; Kerdilès, S.; et al. A review of low temperature process modules leading up to the first ( $\leq 500\text{ }^\circ\text{C}$ ) planar FDSOI CMOS devices for 3-D sequential integration. *IEEE Trans. Electron Devices* **2021**, *68*, 3142–3148. [[CrossRef](#)]
19. Huet, K.; Tabata, T.; Aubin, J.; Rozé, F.; Thuries, L.; Halty, S.; Curvers, B.; Mazzamuto, F.; Liu, J.; Mori, Y. Laser thermal annealing for low thermal budget applications: From contact formation to material modification. *ECS Trans.* **2019**, *89*, 137. [[CrossRef](#)]

20. Lisoni, J.G.; Arreghini, A.; Congedo, G.; Toledano-Luque, M.; Toqué-Tresonne, I.; Huet, K.; Capogreco, E.; Liu, L.; Tan, C.-L.; Degraeve, R.; et al. Laser Thermal Anneal of polysilicon channel to boost 3D memory performance. In Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA, 9–12 June 2014; pp. 1–2.
21. Son, Y.-I.; Shin, J. Numerical Study on the Laser Annealing of Silicon Used in Advanced V-NAND Device. *Materials* **2022**, *15*, 4201. [[CrossRef](#)] [[PubMed](#)]
22. Yang, T.; Xia, Z.; Shi, D.; Ouyang, Y.; Huo, Z. Analysis and optimization of threshold voltage variability by polysilicon grain size simulation in 3D NAND flash memory. *IEEE J. Electron. Devices Soc.* **2020**, *8*, 140–144. [[CrossRef](#)]

**Disclaimer/Publisher’s Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.