

Patent Number:

Date of Patent:

[11]

[45]

United States Patent [19]

Engebretson et al.

[54] ADAPTIVE NOISE REDUCTION CIRCUIT FOR A SOUND REPRODUCTION SYSTEM

- [75] Inventors: A. Maynard Engebretson, Ladue, Mo.; Michael P. O'Connell, Somerville, Mass.
- Central Institute for the Deaf, St. [73] Assignee: Louis, Mo.
- [21] Appl. No.: 842,566
- [22] Filed: Feb. 27, 1992
- [51] Int. Cl.⁶ H04B 15/00
- [52] 381/18.2
- [58] 381/68.7, 71

[56] **References** Cited

U.S. PATENT DOCUMENTS

3,927,279	12/1975	Nakamura et al 179/107
4,433,435	2/1984	David 381/94
4,548,082	10/1985	Engebretson 73/585
4,658,426	4/1987	Chabries et al 381/94
4,833,719	5/1989	Carne et al 381/94
5,018,202	5/1991	Takahashi et al 381/71

OTHER PUBLICATIONS

A self-adaptive noise filtering system (about 1987) by D. Graupe, J. Grosspietsch, and R. Taylor. Adaptive Noise Cancelling: Principles and Applications (Dec., 1975) by B. Widrow, J. Glover, Jr., J. McCool, J. Kaunitz, C. Williams, R. Hearn, J. Zeidler, E. Dong, Jr., R. Goodlin.

5,412,735

May 2, 1995

Linear prediction: A Tutorial Review (Apr., 1975) by John Makhoul.

A Roundoff Error Analysis of the LMS Adaptive Algorithm (Feb., 1984) by Christos Caraiscos.


Primary Examiner—Forester W. Isen Assistant Examiner—Ping W. Lee


Attorney, Agent, or Firm-Senniger, Powers, Leavitt & Roedel


[57] ABSTRACT

A noise reduction circuit for a hearing aid having an adaptive filter for producing a signal which estimates the noise components present in an input signal. The circuit includes a second filter for receiving the noiseestimating signal and modifying it as a function of a user's preference or as a function of an expected noise environment. The circuit also includes a gain control for adjusting the magnitude of the modified noiseestimating signal, thereby allowing for the adjustment of the magnitude of the circuit response. The circuit also includes a signal combiner for combining the input signal with the adjusted noise-estimating signal to produce a noise reduced output signal.


39 Claims, 2 Drawing Sheets









F|G.3







ADAPTIVE NOISE REDUCTION CIRCUIT FOR A SOUND REPRODUCTION SYSTEM

This invention was made with U.S. Government 5 support under Veterans Administration Contract V674-P-857 and V674-P-1736 and National Aeronautics and Space Administration (NASA) Research Grant No. NAG10-0040. The U.S. Government has certain rights in this invention. 10

Copyright ©1988 Central Institute for the Deaf. A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document of the 15 patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.

BACKGROUND OF THE INVENTION

The present invention relates to a noise reduction circuit for a sound reproduction system and, more particularly, to an adaptive noise reduction circuit for a hearing aid.

A common complaint of hearing aid users is their 25 inability to understand speech in a noisy environment. In the past, hearing aid users were limited to listeningin-noise strategies such as adjusting the overall gain via a volume control, adjusting the frequency response, or simply removing the hearing aid. More recent hearing 30 aids have used noise reduction techniques based on, for example, the modification of the low frequency gain in response to noise. Typically, however, these strategies and techniques have not achieved as complete a removal of noise components from the audible range of 35 sounds as desired.

In addition to reducing noise effectively, a practical ear-level hearing aid design must accommodate the power, size and microphone placement limitations dictated by current commercial hearing aid designs. While 40 powerful digital signal processing techniques are available, they require considerable space and power such that most are not suitable for use in a hearing aid. Accordingly, there is a need for a noise reduction circuit that requires modest computational resources, that uses 45 only a single microphone input, that has a large range of responses for different noise inputs, and that allows for the customization of the noise reduction according to a particular user's preferences.

SUMMARY OF THE INVENTION

Among the several objects of the present invention may be noted the provision of a noise reduction circuit which estimates the noise components in an input signal and reduces them; the provision of such a circuit which 55 is small in size and which has minimal power requirements for use in a hearing aid; the provision of such a circuit having a frequency response which is adjustable according to a user's preference; the provision of such a circuit having a frequency response which is adjustable according to an expected noise environment; the provision of such a circuit having a gain which is adjustable according to a user's preference; the provision of such a circuit having a gain which is adjustable according to a user's preference; the provision of such a circuit having a gain which is adjustable according to an expected noise environment; and the provision of such a existing noise environment; and the provision of such a 65 circuit which produces a noise reduced output signal.

Generally, in one form the invention provides a noise reduction circuit for a sound reproduction system hav-

ing a microphone for producing an input signal in response to sound in which noise components are present. The circuit includes an adaptive filter comprising a variable filter responsive to the input signal to produce a noise estimating signal and further comprising a first combining means responsive to the input signal and the noise-estimating signal to produce a composite signal. The parameters of the variable filter are varied in response to the composite signal to change its operating 10 characteristics. The circuit further includes a second filter which responds to the noise-estimating signal to produce a modified noise-estimating signal and also includes means for delaying the input signal to produce a delayed signal. The circuit also includes a second combining means which is responsive to the delayed signal and the modified noise-estimating signal to produce a noise-reduced output signal. The variable filter may include means for continually sampling the input signal during predetermined time intervals to produce 20 the noise-estimating signal. The circuit may be used with a digital input signal and may include a delaying means for delaying the input signal by an integer number of samples N to produce the delayed signal and may include a second filter comprising a symmetric FIR filter having a tap length of 2N+1 samples. The circuit may also include means for adjusting the amplitude of the modified noise-estimating signal.

Another form of the invention is a sound reproduction system having a microphone for producing an input signal in response to sound in which noise components are present and a variable filter which is responsive to the input signal to produce a noise-estimating signal. The system has a first combining means responsive to the input signal and the noise-estimating signal to produce a composite signal. The parameters of the variable filter are varied in response to the composite signal to change its operating characteristics. The system further comprises a second filter which responds responsive to the noise-estimating signal to produce a modified noise-estimating signal and also includes means for delaying the input signal to produce a delayed signal. The system additionally has a second combining means responsive to the delayed signal and the modified noiseestimating signal to produce a noise-reduced output signal and also has a transducer for producing sound with a reduced level of noise components as a function of the noise-reduced output signal. The variable filter may include means for continually sampling the input signal during predetermined time intervals to produce 50 the noise-estimating signal. The system may be used with a digital input signal and may include a delaying means an for delaying the input signal by an integer number of samples N to produce the delayed signal and may include a second filter comprising a symmetric FIR filter having a tap length of 2N+1 samples. The system may also include means for adjusting the amplitude of the modified noise-estimating signal.

An additional form of the invention is a method of reducing noise components present in an input signal in the audible frequency range which comprises the steps of filtering the input signal with a variable filter to produce a noise-estimating signal and combining the input signal and the noise-estimating signal to produce a composite signal. The method further includes the steps of varying the parameters of the variable filter in response to the composite signal and filtering the noise-estimating signal according to predetermined parameters to produce a modified noise-estimating signal. The method also includes the steps of delaying the input signal to produce a delayed signal and combining the delayed signal and the modified noise-estimating signal to produce a noise-reduced output signal. The method may include a filter parameter varying step comprising the 5 step of continually sampling the input signal and varying the parameters of said variable filter during predetermined time intervals. The method may be used with a digital input signal and may include a delaying step comprising delaying the input signal by an integer num- 10 ber of samples N to produce the delayed signal and may include a noise-estimating signal filtering step comprising filtering the noise-estimating signal with a symmetric FIR filter having a tap length of 2N+1 samples. The method may also include the step of selectively adjust- 15 Proceedings of the IEEE, 63(12), 1692-1716 (1975), ing the amplitude of the modified noise-estimating signal.

Other objects and features will be in part apparent and in part pointed out hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a noise reduction circuit of the present invention.

FIG. 2 is a block diagram of a sound reproduction system of the present invention.

FIG. 3 illustrates the present invention embodied in a headset.

FIG. 4 illustrates a hardware implementation of the block diagram of FIG. 2.

adopted for use with the present invention.

DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

A noise reduction circuit of the present invention as it 35 would be embodied in a hearing aid is generally indicated at reference numeral 10 in FIG. 1. Circuit 10 has an input 12 which may be any conventional source of an input signal such as a microphone, signal processor, or the like. Input 12 also includes an analog to digital con- 40 verter (not shown) for analog inputs so that the signal transmitted over a line 14 is a digital signal. The input signal on line 14 is received by an N-sample delay circuit 16 for delaying the input signal by an integer number of samples N, an adaptive filter within dashed line 45 18, a delay 20 and a signal level adjuster 36.

Adaptive filter 18 includes a signal combiner 22, and a variable filter 24. Delay 20 receives the input signal from line 14 and outputs a signal on a line 26 which is similar to the input signal except that it is delayed by a 50 predetermined number of samples. In practice, it has been found that the length of the delay introduced by delay 20 may be set according to a user's preference or in anticipation of an expected noise environment. The delayed signal on line 26 is received by variable filter 24. 55 Variable filter 24 continually samples each data bit in the delayed input signal to produce a noise-estimating signal on a line 28 which is an estimate of the noise components present in the input signal on line 14. Alternatively, if one desires to reduce the signal processing 60 requirements of circuit 10, variable filter 24 may be set to sample only a percentage of the samples in the delayed input signal. Signal combiner 22 receives the input signal from line 14 and receives the noise-estimating signal on line 28. Signal combiner 22 combines the 65 two signals to produce an error signal carried by a line 30. Signal combiner 22 preferably takes the difference between the two signals.

Variable filter 24 receives the error signal on line 30. Variable filter 24 responds to the error signal by varying the filter parameters according to an algorithm. If the product of the error and delayed sample is positive, the filter parameter corresponding to the delayed sample is increased. If this product is negative, the filter parameter is decreased. This is done for each parameter. Variable filter 24 preferably uses a version of the LMS filter algorithm for adjusting the filter parameters in response to the error signal. The LMS filter algorithm is commonly understood by those skilled in the art and is more fully described in Widrow, Glover, McCool, Kaunitz, Williams, Hearn, Ziedler, Dong and Goodlin, Adaptive Noise Cancelling .: Principles and Applications, which is incorporated herein by reference. Those skilled in the art will recognize that other adaptive filters and algorithms could be used within the scope of the invention. The invention preferably embodies the 20 binary version of the LMS algorithm. The binary version is similar to the traditional LMS algorithm with the exception that the binary version uses the sign of the error signal to update the filter parameters instead of the value of the error signal. In operation, variable filter 24 25 preferably has an adaption time constant on the order of several seconds. This time constant is used so that the output of variable filter 24 is an estimate of the persisting or stationary noise components present in the input signal on line 14. This time constant prevents the system FIG. 5 is a block diagram of an analog hearing aid 30 from adapting and cancelling incoming transient signals and speech energy which change many times during the period of one time constant. The time constant is determined by the parameter update rate and parameter undate value.

> A filter 32 receives tile noise estimating signal from variable filter 24 and produces a modified noise-estimating signal. Filter 32 has preselected filter parameters which may be set as a function of the user's hearing impairment or as a function of an expected noise environment. Filter 32 is used to select the frequencies over which circuit 10 operates to reduce noise. For example, if low frequencies cause trouble for the hearing impaired due to upward spread of masking, filter 32 may allow only the low frequency components of the noise estimating signal to pass. This would allow circuit 10 to remove the noise components through signal combiner 42 in the low frequencies. Likewise, if the user is troubled by higher frequencies, filter 32 may allow only the higher frequency components of the noise-estimating signal to pass which reduces the output via signal combiner 42. In practice, it has been found that there are few absolute rules and that the final setting of the parameters in filter 32 should be determined on the basis of the user's preference.

> When circuit 10 is used in a hearing aid, the parameters of filter 32 are determined according to the user's preferences during tile fitting session for the hearing aid. The hearing aid preferably includes a connector and a data link as shown in FIG. 2 of U.S. Pat. No. 4,548,082 for setting the parameters of filter 32 during the fitting session. The fitting session is preferably conducted as more fully described in U.S. Pat. No. 4,548,082, which is incorporated herein by reference.

> Filter 32 outputs the modified noise-estimating signal on a line 34 which is received by a signal level adjuster 36. Signal level adjuster 36 adjusts the amplitude of the modified noise-estimating signal to produce an amplitude adjusted signal on a line 38. If adjuster 36 is manu-

ally operated, the user can reduce the amplitude of the modified noise-estimating signal during quiet times when there is less need for circuit 10. Likewise, the user can allow the full modified-noise estimating signal to pass during noisy times. It is also within the scope of the invention to provide for the automatic control of signal level adjuster 36. This is done by having signal level adjuster 36 sense the minimum threshold level of the signal received from input 12 over line 14. When the minimum threshold level is large, it indicates a noisy 10 environment which suggests full output of the modified noise-estimating signal. When the minimum threshold level is small, it indicates a quiet environment which suggests that the modified noise-estimating signal should be reduced. For intermediate conditions, inter- 15 mediate adjustments are set for signal level adjuster 36.

N-sample delay 16 receives the input signal from input 12 and outputs the signal delayed by N-samples on a line 40. A signal combiner 42 combines the delayed signal on line 40 with the amplitude adjusted signal on 20 line 38 to produce a noise-reduced output signal via line 43 at an output 44. Signal combiner 42 preferably takes the difference between the two signals. This operation of signal combiner 42 cancels signal components that are present both in the N-sample delayed signal and the 25 filtered signal on line 38. The numeric value of N in N-sample delay 16 is determined by the tap length of filter 32, which is a symmetric FIR filter with a delay of N-Samples. For a given tap length L, L=2N+1. The use of this equation ensures that proper timing is main- 30 tained between the output of N-sample delay 16 and the output of filter 32.

When used in a hearing aid, noise reduction circuit 10 may be connected in series with commonly found filters, amplifiers and signal processors. FIG. 2 shows a 35 block diagram for using circuit 10 of FIG. 1 as the first signal processing stage in a hearing aid 100. Common reference numerals are used in the figures as appropriate. FIG. 2 shows a microphone 50 which is positioned to produce an input signal in response

PATENT to sound external to hearing aid 100 by conventional means. An analog to digital converter 52 receives the input signal and converts it to a digital signal. Noise reduction circuit 10 receives the digital signal and reduces the noise components in it as more 45 noise reduction circuit 10 of FIG. 1 in software. The fully described in FIG. 1 and the accompanying text. A signal processor 54 receives the noise reduced output signal from circuit 10. Signal processor 54 may be any one or more of the commonly available signal processing circuits available for processing digital signals in 50 hearing aids. For example, signal processor 54 may include the filter-limit-filter structure disclosed in U.S. Pat. No. 4,548,082. Signal processor 54 may also include any combination of the other commonly found amplifier or filter stages available for use in a hearing aid. 55 After the digital signal has passed through the final stage of signal processing, a digital to analog converter 56 converts the signal to an analog signal for use by a transducer 58 in producing sound as a function of the noise reduced signal. 60

In addition to use in a traditional hearing aid, the present invention may be used in other applications requiring the removal of stationary noise components from a signal. For example, the work environment in a factory may include background noise such as fan or 65 nal. motor noise. FIG. 3 shows circuit 10 of FIG. 1 installed in a headset 110 to be worn over the ears by a worker or in the worker's helmet for reducing the fan or motor

noise. Headset 110 includes a microphone 50 for detecting sound in the work place. Microphone 50 is connected by wires (not shown) to a circuit 112. Circuit 112 includes the analog to digital converter 52, noise reduction circuit 10 and digital to analog converter 56 of FIG. 2. Circuit 112 thereby reduces the noise components present in the signal produced by microphone 50. Those skilled in the art will recognize that circuit 112 may also include other signal processing as that found in signal processor 54 of FIG. 2. Headset 110 also includes a transducer 58 for producing sound as a function of the noise reduced signal produced by circuit 112.

FIG. 4 shows a hardware implementation 120 of an embodiment of the invention and, in particular, it shows an implementation of the block diagram of FIG. 2, but simplified to unity gain function with the omission of signal processor 54. Hardware 120 includes a digital signal processing board 122 comprised of a TMS 32040 14-bit analog to digital and digital to analog converter 126, a TMS 32010 digital signal processor 128, and an EPROM and RAM memory 130, which operates in real time at a sampling rate of 12.5 khz. Component 126 combines the functions of converters 52 and 56 of FIG. 2 while 128 is a digital signal processor that executes the program in EPROM program memory 130 to provide the noise reduction functions of the noise reduction circuitry 10. Hardware 120 includes an ear module 123 for inputting and outputting acoustic signals. Ear module 123 preferably comprises a Knowles EK 3024 microphone and preamplifier 124 and a Knowles ED 1932 receiver 134 packaged in a typical behind the ear hearing aid case. Thus microphone and preamplifier 124 and receiver 134 provide the functions of microphone 50 and transducer 58 of FIG. 2.

Circuit 130 includes EPROM program memory for implementing the noise reduction circuit 10 of FIG. 1 through computer program "NRDEF.320" which is set forth in Appendix A hereto and incorporated herein by reference. The NRDEF.320 program preferably uses 40 linear arithmetic and linear adaptive coefficient quantization in processing the input signal. Control of the processing is accomplished using the serial port communication routines installed in the program.

In operation, the NRDEF.320 program implements reference characters used in FIG. 1 are repeated in the following description of FIG. 4 to correlate the block from FIG. 1 with the corresponding software routine in the NRDEF.320 program which implements the block. Accordingly, the NRDEF.320 program implements a 6 tap variable filter 24 with a single delay 20 in the variable filter path. Variable filter 24 is driven by the error signal generated by subtracting the variable filter output from the input signal. Based on the signs of the error signal and corresponding data value, the coefficient of variable filter 24 to be updated is incremented or decremented by a single least significant bit. The error signal is used only to update the coefficients of variable filter 24, and is not used in further processing. The noise estimate output from the variable filter 24 is low pass filtered by an 11 tap linear phase filter 32. This lowpass filtered noise estimate is then scaled by a multiplier (default=1) and subtracted from the input signal delayed 5 samples to produce a noise-reduced output sig-

FIG. 5 illustrates the use of the present invention with a traditional analog hearing aid. FIG. 5 includes an analog to digital converter 52, an acoustic noise reduction circuit 10, and a digital to analog converter 56, all as described above. Circuit 10 and converters 52 and 56 are preferably mounted in an integrated circuit chipset by conventional means for connection, between a microphone 50 and an amplifier 57 in the hearing aid.

In view of the above, it will be seen that the several objects of the invention are achieved and other advantageous results attained.

8

As various changes could be made in the above constructions without departing from the scope of the invention, it is intended that all matter contained in the above description or shown in the accompanying drawings shall be interpreted as illustrative and not in a limiting sense.

10

5

APPENDIX A

> * PROGRAM 'nrdef.320' * Michael P. O'Connell * * × Copyright 1988 * Central Institute for the Deaf * 818 S. Euclid * Saint Louis, Misssouri 63110 * * × This program is based on the 50 tap adaptive filter program 'nr * In this program the noise estimate is low passed filtered with * X tap linear phase lowpass filter, scaled and used to cancel an × appropriately delayed input signal. The error term used in the × adaptive filter update remains the same. The coefficient updat uses a leaky coefficient form such that: * * w(k,n+1) = w(k,n) * [1-leak] + delta× × where leak and delta are programmable. × This program also includes the serial port communication protoc allow the program parameters to be adjusted through the serial × communication port. ÷ * The dc offset from the input is removed using and adaptive null which subtracts an offset from the input to generate a zero mea * * input stream. × 50 tap adaptive filter using the sign-update method * * * This program implements a 50 tap (or smaller) adaptive filter u the sign bit update method. The program is designed to use the * 32010 DSP board with the AIC acting as both A/D and D/A. * × × * The adaptive structure implemented is * × x(n) err × / * × . 1 Ζ W(*) y(n) ÷ * * * * * The output signal is



×

* * -5 * * x(n) \mathbf{Z} -> outout * * * * * × 11 tap FIR y(n) >7 * * × sensitivity The default conditions for this program are: - 6 tap adaptive filter - non-leaking coefficients - 1 LSB update of adaptive coefficients - unity sensitivity term (32767 where 32768 is unity) * * * DATA AREAS * * page 0 * 0 - 50 input samples * 51 - 100 adaptive filter coefficients * * × page 1 . . . * ÷ 0 - 11 noise estimate samples × **** * 7 * * * ----* page 0 data locations π * input data x(n) 0 d0 equ S input data x(n-5) d5 e ದೆ.7 đ49 49 input data x(n-49) equ input data x(n-50 50 450 equ wŰ 51 adaptive FIR coefficient w(0) egu 100 adaptive FIR coefficient w(49) w49 equ 101 adaptive filter output (estimate) Y ecu 102 estimate error [err = x(n) - y(n)] err equ × 103 temporary working location temo equ 104 coefficient update magnitude / 2 delta equ low pass filtered noise estimate 105 egu lpest 106 noise reduction sensitivity term sens egu 107 adaptive dc offset nulling term dcoff egu number of adaptive filter taps - 1 108 taps equ leaky coefficient multiplier leak 109 eau serial communication locations

			5,412,735
		11	12
-			
* serin serout	equ	118 119	serial input data from uart serial output data to uart
value		120	hex value of valid input
cadd cdata		121 122	address from serial port communication data from serial port communication
word	ecu	123	working location used in building a wor
*	-		,
one	equ	124	data memory address containing 1
	equ	125	data memory address of 14 high order bit mask
din dout	edn edn	125 127	a/d input sample d/a output sample
*	84 <u>4</u>		d'a outhat samble
*	page 1 d	data loca	ations ·
*		0	
y0 y10	eದೆಗ ಆದೆಗ	0 10	current noise estimate y(n) noise estimate y(n-10)
*	610	10	marse coermans f(m-ro)
, *			
. *	AORG	0	
	Ъ	start	hard reset vector
*	1 in-	بد جندبید د	outine fix
×			
sint	in	din,0	read a/d input sample output d/a sample
	022	dout,0	
		an a 1	load return address into accumulator
	add push	one,1	add offset to return address store new return address
	eint		enable interrupts and clear intf
	ret		return from interrupt call
*			
* hma <i>c</i> le	d - + -	\	output bit mark
	data data	>0c18	output bit mask ra/ta data for 12.25 kHz sampling
	data	>448a	rb/tb data for 12.25 kEz sampling
ksens		32767	default noise reduction sensitivity
*			
*	Program	initial	ization
*	Program	Interat	
start	dint		disable interrupts from AIC
	ldpk	0	load data page pointer to page 0
	sovm	1	set overflow clipping mode
	lack tblr	ksens sens	default noise reduction sensitivity read noise reduction sensitivity
	lack	2	load coefficient delta value
	sacl	delta	store coefficient delta value
		5	load number of taps - 1
	sacl	taps >0	store the desired number of taps - 1 default coefficient leak term [1 - leak/2^16]
	lack sacl	leak	store default leak term
×	3444	*****	, ,
*			×
*			nts and data areas
*		at cidat arameter	to clear filter taps without resetting
*	morer b		u ,
*			
cldat	larp	0	use aux reg. 0
	lark	0,100	set word counter to 100
cld	zac sacl	*	clear accumulator clear lower 100 data locations
C.C.	banz	cld	branch until all locations clear
*			
	lark	0,50	initialize ARO to 50

5,412,735

		13	5,112,155	14
	lark	1 0	initialize AR1 to 0	
	lark	1,0	Inicialize ARI CO U	•
	start	point for	resetting parameters	
	(this	does not s	set delta, sens, or the	number of taps)
	(does	not clear	filter taps)	
•	dint	0	disable interrupts fro	
	ldpk sova		load data page pointer set overflow clipping	
			output bit mask	
	tblr	mask	read bit mask	
	lack	mask <u>1</u>	load one (1) in accumu	lator
	sacl	one	store value of 1 in on	e .
	_• •			
	This	code 15 US	ed to set the sampling	rate and AIC configuratic
	zac		clear accumulator	
	sacl	dout	zero output data to AI	C
	out		clear AIC serial regis	ter
	out	dout,7	reset AIC	
	out	dout,7	reset AIC	
	out	dout, U	clear AIC serial regis	
	eint		enable interrupts	
	ь	hl	ignore first interrupt	: :
	. .	-		
	lack sacl	3 dout	data to initiate secon store data in interrup	
	b	c0	wait for interrupt	ic regron
	lack			
	tblr	dout	ta/ra settings read ta/ra settings	
	Ъ	c <u>1</u>	wait for interrupt	
	lack		data to initiate secon	
	sacl	dout c2	store data in interrup wait for interrupt	pr region
	black			
	tola	dout	tb/tb settings read tb/tb settings	
	ò	c3	wait for interrupt	
	lack	3	data to initiate secon	
	sacl	dout	store data in interru	pt region
	È .	c4	wait for interrupt	
	lack	>63	AIC data for no aa /	sv FS / in+ input
	sacl	dout cS	store AIC settings wait for interrupt	
	b zac	63	clear accumulator	
	sacl	dout	store output sample o	£ 0
	b	cS	wait for interrupt	
			•	· .
	This	is the rea	ion in which the main	program sampling loop is
	exect		•	

•

din.12 load new input sample dooff.3 subtract do offset din.4 state input with do term nulled incoff branch if offset input signal positive

load adaptive de offset term reduce offset term

store new offset

null the input do offset

deoff ene deofí

5,412,735

× * *

× * start1

×

*

* * h1 *

⊂9

cl

c2 . c3

c4

c5

сэ́

* * * * * * * *

*

×

loop

lac sub sacn pdz

saci

11

			5,412,735	4.6
		15		16
*	ġ	filter	barch to adaptive filter code	
incoff		dcoff one dcoff	load adaptive de offset term increase offset term store new offset	
* * *	calcula	te the a	daptive filter output	
	NI FIFELEI FIFE	d 49 49949 49947 46756453423120 19089786756 494949120 19089786756 386756 386756 386756	<pre>daptive filter output clear accumulator load x(n-49) into T register P reg. = x(n-49)*w(49) load x(n-48) in T reg., accumu P reg. = x(n-48)*w(48)</pre>	late, Z**-1
	l ml	34 85 33 82 83 31 82 83 31 82 80 81 98 80 81 98 80 81 98 87 927 78 26 75 76 24 75 74 27 31 21		

5,412,735

	_	5,412,735
	17	18
******	72	
mpy 1td	20	
mriv .	71	•
ltd	19	
mov	70	
ltà	18	
mpy	69	
111	17	
шру	68	
1=4	16	
mpy	67	
122	15 66	
	14	
mov	65	
ltd	13	
	64	
153	12	
mpy	63	
ltd	11	
μūλ	62	
ltd	10	
mpy	61	
122	9 60	
1+2	8	•
	59	
ltd -	7	
mpy	58	
122	6	
mpy	57	
156	5	
Epy	56	
122	4	
123	55 3	
	54	
112	2	
mev	53	· · ·
122	1	
mpy	52	•
153	d0	load t reg. x(n), accumulate, 2**-1
mbā	wû	P reg. = $x(n) \star w(n)$
apac		accumulate final product
sach	<u>v,1</u>	store estimate y(n)
add	y,15	add result for gain of 6 dB round result
add sach	y,1	
Sacii	1,-	store estimate + 6 dB (prevent overflow in filt
calcula	ate estim	ate error (assume delay of one)
lac	din	load current input x(n+1)
sacl	d0	store new input sample in array
	Y	subtract estimate err = $x(n+1) - y(n)$
sacl	err	store error
urdate	a single	filter coefficient using the sign bit method
-	_	
	-ARO cc (ARO)	unts from 50 to 1, w(k) to be updated has addres + 50, applicable data x(n-k) has address <aro></aro>
	0 -	abase w/s la) seise is lesser is
sar		store x(n-k) pointer in location temp
lacx -add	50 50	load w(k) offset in accmulator
-acc sacl	temp	add coefficient pointer value store w(k) coefficient address in temp
lar	1.temp	store w(k) coefficient address in temp load w(k) address in AR1
	-, <u>-</u>	

.

* * * * * *

5,412,735

20 19 lt *,1 load x(n-k) in to T register, set ARP=1 err * x(n-k) in P reg. err mpy load accumulator with product pac <u>blz</u> nprd branch if err * x(n-k) is negative * add delta to w(k) × delta,15 coefficient delta in accumulator lac branch to undate code Ъ updat * * subtract delta from w(k) * clear accumulator nprd zac delta,15 sub negative coefficient delta in accumulat × * update w(k) using address stored in AR1 ÷ add w(k) to current delta updat add *,15 add w(k) again to make use of overflow processi add *,15 load w(k) in T reg. for leak term 12 ÷ multiply by leak term subtract scaled w(k) for leak mev leak spac *,0,0 store updated w(k), set ARP=0 sach * * * update the coefficient pointer ARO *-,0 subtract one from ARO to offset count (49-0) mar branch if coefficient counter not zero cntok banz lar 0,taps reset coefficient counter *+,0 add one to ARO to use again as address pointer cntok mar \pm * low pass filter and scale the noise estimate ÷ lac Y 1 load current noise estimate in accumlator ldpk change to data page 1 sacl уO store current noise estimate in page 1 lowbass filter (1 kHZ BW, -40 dB at 3kHz) clear accumulator zac y10 load y(n-10) in T register lt multiply by h(10)load y(n-9) in T register, accumulate, Z^{**-1} -59 mpyk ltā 9 movk -68 multiply by h(9) 8 ltd mpyk ltd 113 7 mpyk 1td 545 б mpyk 1:d 1036 5 1255 mpyk 123 4 mpyk 1036 111 3 545 mpyk 123 2 mpyk 113 1:3 1 -68 mpyk y0 1td load y(n) in T register, accumulate, Z**-1 multiply by h(0) accumulate last product -59 mpyk apac ldpk 0 return to data page 0

5,412,735

				5,412,735				
		21				22		
*	lt mpy pac	lpest sens	multiply accumula	noise est by noise te result	imate in reductio	noise T registe on sensiti oise estim	vity	
* *			_			•		
*	output d	esired (iata					
dac *	sub and	d5 lpest mask dout	subtract mask off		scaled order bi	cumulator noise esti ts	imate	
* wait * *	-	wait loop		interru loop if		l input p	resent	
*	program	gencom.	320					
* * * *	and writ	ine and ie to th	the TMS32	2010 boar nd progra	d. It co m memory,	or communi ontains ro , and begi	utines to	rea
~ * *	The com	and for	mats are	as follo	ws:			
* *	/0xxxx /lxxxxdo			write da at addre	ta to pro ss xxxx	at address ogram memo	ry starti	-
* * *	/3xxxxdd	iddcccc.		write da address	ta to dai xxxx	cogram mem La memory	starting	at
* * *	/5xxxx /5	(XXXX re (XXXX re (XXXX re		write da read dat read WDB	ta xxxx f a XXXX f A serial	ata memory to WDHA in rom WDHA i output li l if high	itarface interface	XXXX
* * *							•	
*					•	valuation	- ·	: _
* * * *	<pre>interrug serial from 'g</pre>	pting pr port wil etch' a	ogram ex 1 be cal characte	ecution. led. If r other t	. The sub program :han '/'	ved throug routine us control re has been n d characte	ed to sen turns to received.	tvice this Fur
charin		getch charin	•	disable call cha wait for	aracter i	rrupts nput rout: /' charac	ine ter	
* * *		control				tation po: never an		
comman	a call lac bz sub	getch value exec cne		load ree branch		mmand value routine	ue	

5,412,735 23 24 ЪΖ lom branch to load program memory check for 2 command sub one branch to read program memory check for 3 command branch to load data memory routine rpm ЪΖ sub one ldm ЪΖ check for 4 command sub one bz rdm branch to read data memory routine sub one check for 5 command branch to write wdha routine check for 6 command wwdha bz sub one rwdha branch to read wdha routine bz check for 7 command sub one cwdha Ъz branch to check wdha serial output bit b charin branch to get valid control sequence * execute routine * call exec qword call word input routine to get address lac word load starting address cala jump to desired starting location * * load program memory routine ~ × lpm call gword call word input routine to get address word lac load new word cadd sacl store command address call gword word call word input to get data load new word lpml lac sacl cdata store command data load write address lac cadd tblw cdata write data one add increment address sacl cadd store new address lpml Ъ÷ branch for new word * * × read program memory routine call gword rpm call word input routine to get address load address in accumulator read memory contents lac word word tblr send word to host sword call. . Ъ charin read next command × * × load data memory routine 1dm call gword call word input routine to get address load address in accumulator lac word sacl cadd store starting address for write to mem ldml call gword call word input to get data lac word load data into accumulator larp select aux register 1 1 lar 1, cadd load progam memory address in aux reg. store new data increment, increment add sacl *+ store updated address in cadd l,cadd sar select aux register 0 branch for next data input laro 0 ldml h * * read data memory routine × call word input routine to get address load address in aux. reg. 1 call gword rdm lar l,word

5,412,735 25 26 larp 1 select aux reg. 1 read data memory location * lac sacl store data from memory location word larp 0 select aux reg. 0 call send word routine call sword read next command charin 'n. * write to wdha routine word input routine to get data for wdha wwdha call gword one,15 set wdha datain high for leading 1 lac use cadd for working location sacl cadd cadd,6 clear wdha clocks to 0 out set wdha datain high for leading 1 lac one,15 set wdha clkin high one,14 add sacl cadd store wdha cutput signals cadd,6 out clock in leading 1 zac clear accumulator cadd sacl low clock signals output low clock signals select aux reg 0 store bit shift counter cadd,6 out larp 1 1,15 one,15 lark mask for data bit lac wr0 mask off high order bit and word mask off high order bit store output data bit output data bit to wdha, clkin low set clkin high add data bit sacl cdata cdata,6 out one,14 lac cdata cdata add data bit 01 istore data bit, clkin high sacl . cdata,6 clock in data to wdha out lac shift data word word,1 store shifted output word sacl word <u>banz</u> branch for next bit output wrO 0 select aux. register 0 larp ъ charin branch for next command * wdha read word routine × rwdha zac clear accumulator clear input data word word sacl set clkout low word,6 out 1 1,15 select aux reg 0 larp store bit shift counter lark word,1 lac shift building input word r0 store shifted word read dataout bit shift data by 1 left sacl word cdata,6 in lac cdata,1 cdata store new bit sach set low order bit lac one cdata mask off new bit and word add bit to low order bit of word or store word set clkout bit store clkout bit word sacl one,13 cdata cdata,6 lac sacl set clkout high, generate leading edge out clear accumulator zac cdata sacl clear clkout bit set clkout low cdata,6 out **r**0 branch until all bits read banz larp call 0 select_aux reg. 0 sword call word send routine wait for next command Ъ charin * check wdha serial output bit

0....

. WUHA SELIAI UUEDUE DI

			5,412,735
		27	28
11	•		
cwdha	in	cdata,6	read wdha serial output bit
	lac	one,15	mask for wdha serial bit
	and	cdata	check serial input bit
	bz	bitlow	branch if bit low
	lac	one	load one in accumulator
	sacl	word	store 0001 in output word
	b	cw0	branch to send word out
bitlow	_	640	clear accumulator
DICTOW			
	sacl	word	store 0000 in cutput word
cw0	call	sword	call word send routine
	Ъ	charin	wait for next command
*		*.	
*	word	send routine (out	put word passed in word)
*			
sword	lac	word,4	shift first nibble into upper accumulat
	sach	cdata	stbre nibble
	Lack	15	4 low order bit mask
	and	cdata	mask nibble
	sacl		
		cdata	store nibble to be output
	call	sendch	call send character routine
	lac	word,3	shift second nibble into upper accumula
	sach	cdata	store nibble
	lack	- 15	4 low order bit mask
	and	cdata	mask nibble
	sacl	cdata	store nibble to be output
	call	sendch	call send character routine
	lac	word,12	shift third nibble into upper accumulat
	sach	cdata	store nibble
	lack	15	4 low order bit mask
	and	cdata	mask nibble
	sacl	cdata	store nibble to be output
	call	sendch	call send character routine
			A las and the line
	lack	15	4 low order bit mask
	and	word	mask low order nibble
	sacl	cdata	store nibble to be output
	call	sandch	call send character routine
	ret	. •	return from sword
*			•
*	send	character routine	(output nibble in cdata)
*			
sendch	12-7	1	load auxiliary pointer to 1 for delay
	lack	ê	load 9 in accumulator
	sub	cdata	
			check for chars 0-9
	blz	saf	branch if value A-F
	lack		base ascii offset for 0-9
	add	cdata	preparè ascii character
	sacl	cdata	store ascii code for 0-9
	ъ	sc0	branch to serial output processing
saf	lack	55	base ascii offset for A-F
	add		prepare ascii character
	sacl		
			store ascii code for A-F
	ь	sc0	branch to serial output processing
delay			delay counter for trans buffer to empty
delO	banz		delay loop
	larp	0	select aux reg. 0
sc0	bioz	tbechk	check for pending input character
	b	charin	check for new command
tbechk			read serial input register
	lac	one,10	mask for the bit
	and	serin	check the bit
	bz	delay	if buffer full branch to delay
	out	cdata,1	output character to UART
	ret		return from sendch
*			
*	word	construct routine	(results returned in word)
*	_		· · · · · · · · · · · · · · · · · · ·

5,412,735

			5,412,735
		29	30
gword	call	getta	-gead bits 15-12
Gword	lac	value ·	load input data value
		charin	branch if invalid character received
		value, 12	load hex nibble in bits 15-12
	sacl	word	store building word
	call	getch	read bits 11-3
		value	load input data value
	blz	charin	branch if invalid character received
	lac	value,8	load hex mibble in bits 11-8
	cr.	word	or with word
		word	store building word
	call		read bits 7-4
	lac	getch value	load input data value
		charin	branch if invalid character received
		value,4	load hex nibble in bits 7-4
	0:	word	or with word
		word	store building word
	call	getch .	read bits 3-0
	lac	value	load input data value
	blz	charin	branch if invalid character received
	lac	value	load hex nibble in bits 3-0
	cr	word	or with word
	sacl	word .	store building word
	ret		return from gword
*			
*			
*	serial	. input routine	
*			
*			
getch		getch	wait for serial input
	larp	1	select aux reg 1
• .	lark	1,10	store delay counter
cwait	banz	cwait	wait for wart registers
*	larp	0	select aux reg 0
*	: -		
*	in	serin,1	read serial input register
*	chack	for '/' ([ESC])	
*			
	lack	>ff	load 8 bit low order mask
	and	serin	load input data into accumulator
	sacl	serin	store data only
	sacl	serout	store input data (prepare for echo)
	lack	47	load '/' ([ESC]) code in accumulator
	sub	serin	compare input
	bz	escin	branch if '/' ([ESC]) command character
*.			•
*	check	for 0-9 hex chara	acter
*	. .		• •
	lack	48	ascii code for O
	sacl	temp	store ascii cfiset
	lac	serin	load serin in accumulator
	sub bla		subtract offset for ascii 0
	sacl	inerr (serin	branch (<0) to invalid character routin
			store shifted serin
	lack _sacl	9 temp	ascii code offset for 9
		-	store ascii offset
	-lac sub	secin	load input data
	bgz	temp not09	subtract 9 branch if serin > 9
	lac	serin	load value 0-9 in accumulator
	sacl	value	store input character value
	b	good	branch to character echo routine
		. guvu	Franci co character seno foutine
*		San 3 7 have above	
*	cnecx	for A-F hex chara	

* *

-

• •

check for A-F hex character

.

5,412,735 31 32 3132not09lack17additional offset for A-Fsacltempstore offsetlacserinload input datasubtempsubtract new offsetblzinerrbranch (<0) to invalid character routin</td>saclserinstore shifted serinlack5ascii code offsetlacserinload input datasubtempsubtract 5bgzinerrbranch if serin > 5lack10load value for hex Aaddserinadd input datasaclvaluestore input character valuebgoodbranch to character echo routine * * valid character echo good serout,1 output valid character out return from character input set * * invalid character echo lack 33 sacl serout out serout,1 ascii code for ! store character to be echoed output character inerr lack zac clear accumulator sub one sacl value -1 in accumulator store -1 in value return from character input ret // character echo output '/' character escin out serout,1 pop clear return address comman branch to command interpretation bell larp 1 select aux reg. 1 lark 1,127 store delay counter waito banz waith wait for uart registers larp 0 select aux reg. 0 * bioz bell2 b charin bell2 in serin,1 lac one,10 and serin bz bell branch if no pending character branch to serial input handler read serial input register mask for the bit check the bit if buffer full branch to bell lack 7 sacl serout out serout,1 * ascii bell in accumulator store bell character send bell character send another bell out bell Ъ

*

end

-

5

10

30

35

45

What is claimed is:

1. A noise reduction circuit for a sound reproduction system having a microphone for producing an input signal in response to sound in which a noise component is present, said circuit comprising:

- an adaptive filter including a variable filter responsive to the input signal for producing a noise-estimating signal and further including a first combining means responsive to the input signal and the noiseestimating signal for producing a composite signal;
- said variable filter having parameters which are varied in response to the composite signal to change the operating characteristics thereof;
- a second filter for filtering the noise-estimating signal 15 to produce a filtered noise-estimating signal;
- means for delaying the input signal to produce a delayed signal; and
- second combining means for combining the delayed signal and the filtered noise-estimating signal to 20 attenuate noise components in the delayed signal and for producing a noise-reduced output signal.

2. The circuit of claim 1 wherein the variable filter comprises means for sampling a percentage of the input signal to produce the noise-estimating signal which is a 25 function of the noise components during said time intervals

3. The circuit of claim 1 or 2 wherein the input signal is a digital signal; wherein the delaying means comprises means for delaying the input signal by an integer number of samples N to produce the delayed signal; and wherein the second filter comprises a symmetric FIR filter having a tap length of 2N+1 samples.

4. The circuit of claim 1 or 2 further comprising means for adjusting the amplitude of the filtered noiseestimating signal to produce an amplitude adjusted signal, and wherein the second combining means is responsive to the delayed input signal and the amplitude adjusted signal.

5. The circuit of claim 4 wherein the input signal is a 40digital signal and wherein the circuit further comprises means for delaying the input signal by a preset number of samples to produce a preset delayed signal; and wherein the variable filter is responsive to the preset delayed signal to produce the noise-estimating signal.

6. The circuit of claim 1 or 2 wherein the first combining means comprises means for taking the difference between the input signal and the noise-estimating signal and wherein the second combining means comprises means for taking the difference between the delayed 50 input signal and the filtered noise-estimating signal.

7. The circuit of claim 1 or 2 wherein the input signal is a digital signal and wherein the circuit further comprises means for delaying the input signal by a preset number of samples to produce a preset delayed signal, 55 and wherein the variable filter is responsive to the preset delayed signal to produce the noise-estimating signal.

8. The circuit of claim 1 or 2 wherein the sound reproduction system is a hearing aid for use by the hearing impaired and wherein the second filter has filter parameters which are selected as a function of a user's hearing impairment.

9. The circuit of claim 1 or 2 wherein the second filter has filter parameters which are selected as a function of 65 expected noise components.

10. A sound reproduction system comprising:

a microphone for producing an input signal in re-

sponse to sound in which noise components are present;

- a variable filter responsive to the input signal to produce a noise-estimating signal;
- a first combining means responsive to the input signal and the noise-estimating signal for producing a composite signal;
- said variable filter having parameters which are varied in response to the composite signal to change the operating characteristics thereof;
- a second filter for filtering the noise-estimating signal to produce a filtered noise-estimating signal;
- means for delaying the input signal to produce a delayed signal:
- second combining means for combining the delayed signal and the filtered noise-estimating signal to attenuate noise components in the delayed signal and for producing a noise-reduced output signal; and
- a transducer for producing sound with a reduced level of noise components as a function of the noise-reduced output signal.

11. The system of claim 10 wherein the variable filter comprises means for sampling a percentage of the input signal to produce the noise-estimating signal which is a function of the noise component during said time intervals.

12. The system of claim 10 or 11 wherein the input signal is a digital signal; wherein the delaying means comprises means for delaying the input signal by an integer number of samples N to produce the delayed signal; and wherein the second filter comprises a symmetric FIR filter having a tap length of 2N+1 samples.

13. The system of claim 10 or 11 further comprising means for adjusting the amplitude of the filtered noiseestimating signal to produce an amplitude adjusted signal, and wherein tile second combining means is responsive to the delayed input signal and the amplitude adjusted signal.

14. The system of claim 13 wherein the input signal is a digital signal and wherein the system further comprises means for delaying the input signal by one sample to produce a predetermined delayed signal; and wherein the variable filter is responsive to the predetermined delayed signal to produce the noise-estimating signal

15. The system of claim 10 or 11 wherein the first combining means comprises means for taking the difference between tile input signal and the noise-estimating signal and wherein the second combining means comprises means for taking the difference between the delayed input signal and the filtered noise-estimating signal

16. The system of claim 10 or 11 wherein the input signal is a digital signal and wherein the system further comprises means for delaying the input signal by one sample to produce a predetermined delayed signal; and wherein the variable filter is responsive to the predetermined delayed signal to produce the noise-estimating 60 signal.

17. The system of claim 10 or 11 wherein the sound reproduction system is a hearing aid for use by the hearing impaired and wherein the second filter has filter parameters which are selected as function of a user's hearing impairment.

18. The system of claim 10 or 11 wherein the second filter has filter parameters which are selected as a function of expected noise components.

19. A method of reducing noise components present in an input signal in the audible frequency range comprising the steps of:

- filtering the input signal with a variable filter to produce a noise-estimating signal;
- combining the input signal and the noise-estimating signal to produce a composite signal;
- varying the parameters of the variable filter in response to the composite signal;
- filtering the noise-estimating signal according to pre-¹⁰ determined parameters to produce a filtered noiseestimating signal;
- delaying the input signal to produce a delayed signal; and
- 15 combining the delayed signal and the filtered noiseestimating signal to attenuate noise components in the delayed signal to produce a noise-reduced output signal.

20. The method of claim 19 wherein the filter parame-20 ter varying step comprises the step of continually sampling the input signal and varying the parameters of said variable filter during predetermined time intervals, whereby said variable filter produces the noise-estimating signal which is a function of the noise components 25during said time intervals.

21. The method of claim 19 or 20 wherein the input signal is a digital signal; wherein the delaying step comprises delaying the input signal by an integer number of samples N to produce the delayed signal; and wherein 30 the noise-estimating signal filtering step comprises filtering the noise-estimating signal with a symmetric FIR filter having a tap length of 2N+1 samples.

22. The method of claim 19 or 20 further comprising the step of selectively adjusting the amplitude of the 35 filtered noise-estimating signal to produce an amplitudeadjusted signal, and wherein the second stated combining step comprises combining the delayed signal and the amplitude-adjusted signal.

23. The method of claim 22 wherein the input signal 4∩ is a digital signal and wherein the method further comprises the step of delaying the input signal by a predetermined number of samples to produce a predetermined delayed signal; and wherein the first stated filtering step comprises filtering the predetermined delayed signal to 45 produce the noise-estimating signal.

24. The method of claim 19 or 20 wherein the first stated combining step comprises taking the difference between the input signal and the noise-estimating signal and wherein the second stated combining step com-50 prises taking the difference between the delayed input signal and the filtered noise-estimating signal.

25. The method of claim 19 or 20 wherein the input signal is a digital signal and wherein the method further comprises the step of delaying the input signal by a 55 predetermined number of samples to produce a predetermined delayed signal; and wherein the first stated filtering step comprises filtering the predetermined delayed signal to produce the noise-estimating signal.

26. The method of claim 19 or 20 as utilized in a 60 sound reproduction system for use by the hearing impaired and wherein the noise-estimating signal filtering step comprises selecting the predetermined filter parameters as a function of a user's hearing impairment.

27. The method of claim 19 or 20 wherein the noise-65 estimating signal filtering step comprises selecting the predetermined filter parameters as a function of expected noise components.

28. The method of claim 22 wherein the step of ad-

justing the amplitude of the filtered noise-estimating signal comprises the step of making the adjustment as a function of the amplitude of the input signal.

29. The system of claim 10 or 11 further comprising a headband for a user's head and wherein the transducer

- is positioned on the headband adjacent the user's ear. 30. A hearing aid comprising:

 - a microphone for producing an input signal in response to sound in which noise components are present;
 - a variable filter responsive to the input signal to produce a noise-estimating signal;
 - a first combining means responsive to the input signal and the noise-estimating signal for producing a composite signal;
 - said variable filter having parameters which are varied in response to the composite signal to change the operating characteristics thereof:
 - a second filter for filtering the noise-estimating signal to produce a filtered noise-estimating signal;
 - means for delaying the input signal to produce a delayed signal;
 - second combining means for combining the delayed signal and the filtered noise-estimating signal to attenuate noise components in the delayed signal and for producing a noise-reduce output signal; and
 - a transducer for producing sound with a reduced level of noise components as a function of the noise-reduced output signal.

31. The hearing aid of claim **30** wherein the variable filter comprises means for sampling a percentage of the input signal to produce the noise-estimating signal which is a function of the noise components during said time intervals.

32. The hearing aid of claim 30 or 31 wherein the input signal is a digital signal; wherein the delaying means comprises means for delaying the input signal by an integer number of samples N to produce the delayed signal; and wherein the second filter comprises a symmetric FIR filter having a tap length of 2N + 1 samples.

33. The hearing aid of claim 30 or 31 further comprising means for adjusting the amplitude of the filtered noise-estimating signal to produce an amplitude adjusted signal, and wherein the second combining means is responsive to the delayed input signal and the amplitude adjusted signal.

34. The hearing aid of claim 33 wherein the input signal is a digital signal and wherein the hearing aid further comprises means for delaying the input signal by one sample to produce a predetermined delayed signal; and wherein the variable filter is responsive to the predetermined delayed signal to produce the noise-estimating signal.

35. The hearing aid of claim 30 or 31 wherein the first combining means comprises means for taking the difference between the input signal and the noise-estimating signal and wherein the second combining means comprises means for taking the difference between the delayed input signal and the filtered noise-estimating signal.

36. The hearing aid of claim 30 or 31 wherein the input signal is a digital signal and wherein the hearing aid further comprises means for delaying the input signal by one sample to produce a predetermined delayed signal; and wherein the variable filter is responsive to the predetermined delayed signal to produce the noiseestimating signal.

37. The hearing aid of claim 30 or 31 for use by the hearing impaired and wherein the second filter has filter parameters which are selected as a function of a user's hearing impairment.

38. The hearing aid of claim 30 or 31 wherein the ⁵ second filter has filter parameters which are selected as a function of expected noise components.

39. A noise reduction circuit for a sound reproduction system having a microphone for producing an input signal in response to sound in which a noise component ¹⁰ is present, said circuit comprising:

an adaptive filter including a variable filter responsive to the input signal for producing a noise-estimating signal and further including a first combining 15 means responsive to the input signal and the noiseestimating signal for producing a composite signal; said variable filter having parameters which are var-

- ied in response to the composite signal to change the operating characteristics thereof;
- means for adjusting the amplitude of the noiseestimating signal to produce an amplitude adjusted signal; and
- second combining means for combining the input signal and the amplitude adjusted signal to attenuate noise components in the input signal and for producing a noise-reduced output signal.

* * * *

20

25

30

35

40

45

50

55

60

65