Advanced Model Order Reduction Techniques in VLSI Design

Model order reduction (MOR) techniques are important in reducing the complexity of nanometer VLSI designs, and consequently controlling "parasitic" electromagnetic effects, so that higher operating speeds and smaller feature sizes can be achieved. This book presents a systematic introduction to, and treatment of, the key MOR methods used in general linear circuits, using real-world examples to illustrate the advantages and disadvantages of each algorithm.

Starting with a review of traditional projection-based techniques and proofs of some fundamental theories, coverage progresses to advanced "state-of-the-art" MOR methods for VLSI design. These include HMOR, passive truncated balanced realization (TBR) methods, efficient inductance modeling via the VPEC model, general model optimization and passivity enforcement methods, passive model realization techniques, and structure-preserving MOR techniques. Numerical methods have been used throughout and, where possible, approached from the CAD engineer's perspective. This avoids complex mathematics, and allows the reader to take on real design problems and develop more effective tools.

With practical examples and over 100 illustrations, this book is suitable for researchers and graduate students of electrical and computer engineering, as well as for practitioners working in the VLSI design and design automation industries.

SHELDON X.-D. TAN is an associate professor in the Department of Electrical Engineering, and cooperative faculty member in the Department of Computer Science and Engineering, at the University of California, Riverside. He received his Ph.D. in electrical and computer engineering in 1999 from the University of Iowa, Iowa City. His current research interests focus on design automation for VLSI integrated circuits.

LEI HE is an associate professor in the Department of Electrical Engineering at the University of California, Los Angeles, where he was also awarded his Ph.D. in computer science in 1999. His current research interests include computer-aided design of VLSI circuits and systems.

Advanced Model Order Reduction Techniques in VLSI Design

SHELDON X.-D. TAN
University of California, Riverside

LEI HE
University of California, Los Angeles

CAMBRIDGE
UNIVERSITY PRESS

CAMBRIDGE UNIVERSITY PRESS
Cambridge, New York, Melbourne, Madrid, Cape Town, Singapore, São Paulo

Cambridge University Press
The Edinburgh Building, Cambridge CB2 8RU, UK

Published in the United States of America by Cambridge University Press, New York

www.cambridge.org
Information on this title: www.cambridge.org/9780521865814

First published 2007

Printed in the United Kingdom at the University Press, Cambridge

A catalog record for this publication is available from the British Library

ISBN 978-0-521-86581-4 hardback

Contents

Figures

Tables

Foreword

Interconnect model reduction has emerged as one crucial operation for circuit analysis in the last decade as a result of the phenomenon of interconnect dominance of advanced VLSI technologies. Because interconnect contributes to a significant portion of the system performance, we have to take into account the coupling effects between subcircuit modules. However, the extraction of the coupling renders many small fragments of parasitics. While the values of the parasitics are small, the number of fragments is huge and this makes the accumulated effect non-negligible. If left untreated, the amount of parasitics can gobble up the memory capacity and consume long CPU time during circuit analysis.

Model reduction transforms a system into a circuit of much smaller size to approximate the behavior of the original description. Many researchers have contributed to the advancement of the techniques and demonstrated drastic reduction of the circuit sizes with satisfactory output responses in published reports. Many of these techniques have also been implemented in software tools for applications. However, it is important for the users to understand the techniques in order to use the package properly. To adopt these approaches, we need to inspect the following features.

1. Efficiency of the reduction: the complexity of the reduction algorithm determines the CPU time of the model reduction. The size of the reduced circuit affects the simulation time.

2. Reduction of both model order and terminals of circuits: reduction of terminals was investigated less in the past and combined terminal and model order reduction leads to more compact models.

3. Robustness of the algorithms: the numerical stability of the reduction algorithm ensures the robustness of the operation.

4. Structure of the reduced systems: the reduced systems may or may not preserve important characteristics like symmetry, reciprocity, etc. Those structure characteristics are important for reduction itself and for systems using the models.

5. Realizablility of the reduced system: the reduced system is realizable if it is passive and we can implement it using electrical elements with positive or negative values. We can simulate a realizable system with general simulation tools. Otherwise, we need to check if the reduced system satisfies the constraints of the simulation package.

6. Passivity of the reduced circuits: the passivity ensures that the simulation

outputs are bounded for bounded inputs even if the reduced circuit is combined with other passive subcircuits.

7. Error bounds: The error bounds of the output responses provide users with confidence in the results.

In this book, Professors Sheldon X.-D. Tan and Lei He presented a comprehensive description of the reduction techniques. They have provided motivations for the approaches and insights into the algorithms as active researchers in the field. I found that the treatment of the subject is innovative and the general description is pleasant to read. The book covers the contemporary results and opens windows on future research directions in the field.

Chung-Kuan Cheng
Department of Computer Science and Engineering,
The University of Californiat at San Diego

Acknowledgments

Sheldon Tan is deeply indebted to the support, encouragement and love of his family: his wife, Yan Ye, his lovely daughters Felicia Tan and Lesley Tan. Sheldon Tan is also grateful to his parents, Linsen Tan, Wanhua Mao, for constant encouragement, and inspiration over the years.

Many people contributed to this book. The authors would like thank some of their students, Boyuan Yan, Pu Liu, and Duo Li from University of California at Riverside for their dedicated work and the implementation of some of algorithms discussed in this book. Boyuan Yan also made significant contributions to Chapters 3 and 4 and Pu Liu made noticeable contributions to Chapter 6. We will thank Dr. Hao Yu from UCLA for his contribuation to Chapters 7 and 8.

Some of the materials in this book come from the graduate level course notes of EE213, Computer-aided electronic circuit simulation, taught by Sheldon Tan at UC Riverside, who would like to thank his students in this course for developing those notes in the past three years.

This book would never have been completed without support from many other sources. Sheldon Tan is grateful to Dr. Zhihong Liu, Dr. Lifeng Wu, Dr. Bruce McGaughy from Cadence Design Systems Inc. for their strong supports and collaboration for model order reduction related projects at University of California at Riverside.

Sheldon Tan would like to acknowledge the support of the National Science Foundation CAREER Award under grant No. CCF-0448534, NSF awards under grant No. CCF- 0541456 and No. OISE-0623038. University of California MICRO program under grant No. 04-088, No. 05-111 and No. 06-252 via Cadence Design Systems and University of California at Riverside through UC Regent's Faculty Fellowship, UC Senate Research Funds. These supports are essential for development of the book.

Special thanks also to Ms. Anna Littlewood, Ms. Jeanette C. Alfoldi and Dr. Philip Meyler at Cambridge University Press for soliciting the proposal for this book and for their dedicated help, hard work and encouragement throughout the course of writing this book.