

Wafer-scale integration of graphene for waveguide-integrated optoelectronics ^{EP}

Cite as: Appl. Phys. Lett. **119**, 050501 (2021); <https://doi.org/10.1063/5.0054820>

Submitted: 22 April 2021 • Accepted: 17 July 2021 • Published Online: 04 August 2021

 Vaidotas Mišeikis and  Camilla Coletti

COLLECTIONS

 This paper was selected as an Editor's Pick



View Online



Export Citation



CrossMark

ARTICLES YOU MAY BE INTERESTED IN

[Characterization of GaON as a surface reinforcement layer of p-GaN in Schottky-type p-GaN gate HEMTs](#)

Applied Physics Letters **119**, 053503 (2021); <https://doi.org/10.1063/5.0053252>

[Perspective on the future of silicon photonics and electronics](#)

Applied Physics Letters **118**, 220501 (2021); <https://doi.org/10.1063/5.0050117>

[Patterning organic semiconductor crystals for optoelectronics](#)

Applied Physics Letters **119**, 040501 (2021); <https://doi.org/10.1063/5.0053284>

Lock-in Amplifiers
up to 600 MHz



Zurich
Instruments



Wafer-scale integration of graphene for waveguide-integrated optoelectronics

Cite as: Appl. Phys. Lett. **119**, 050501 (2021); doi: [10.1063/5.0054820](https://doi.org/10.1063/5.0054820)

Submitted: 22 April 2021 · Accepted: 17 July 2021 ·

Published Online: 4 August 2021



View Online



Export Citation



CrossMark

Vaidotas Miseikis^{1,2,a)}  and Camilla Coletti^{1,2} 

AFFILIATIONS

¹Center for Nanotechnology Innovation @ NEST, Istituto Italiano di Tecnologia, Piazza San Silvestro 12, 56127 Pisa, Italy

²Graphene Labs, Istituto Italiano di Tecnologia, Via Morego 30, 16163 Genova, Italy

^{a)} Author to whom correspondence should be addressed: vaidotas.miseikis@iit.it

ABSTRACT

As the focus of graphene research shifts from fundamental physics to applications, the scalability and reproducibility of experimental results become ever more important. Graphene has been proposed as an enabling material for the continuing growth of the telecommunications industry due to its applications in optoelectronics; however, the extent of its adoption will depend on the possibility to maintain the high intrinsic quality of graphene when processing it using the industry-standard approaches. We look at the challenges of scalable graphene integration and the opportunities presented by the recent technological advances.

© 2021 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>). <https://doi.org/10.1063/5.0054820>

INTRODUCTION

Within two decades from its first isolation, graphene holds the potential to significantly impact the field of optoelectronics and photonics by overcoming the limits of the existent technologies and by opening new applicative avenues.^{1,2} Graphene offers ultrafast optical transitions and broadband operation with bandwidth spanning from ultra-violet to far infrared (thanks to the absence of a bandgap).¹ It has emerged as an excellent platform for broadband image sensors³ and terahertz detectors,⁴ though due to its monatomic thickness, the interaction with normal incident free-space light is limited to $\sim 2.3\%$.⁵ The optical interaction of graphene can be significantly increased by placing it on a waveguide, where it can absorb $\sim 0.2 \text{ dB } \mu\text{m}^{-1}$, corresponding to 10 dB absorption for a $50 \mu\text{m}$ device.⁶ As such, graphene has emerged as a particularly promising material for the building blocks of photonic-integrated circuits for optical communications—electro-optical modulators,^{7,8} photodetectors,⁹ and optical switches.¹⁰ The enormous growth of datacom and telecom technologies over the last few decades requires constant improvement in terms of bandwidth, consumption, and cost, posing great technological challenges. The Ethernet roadmap predicts a bandwidth doubling every two years, and at the front of ever-increasing requests (e.g., bandwidth increases at constant power consumption and cost),¹¹ existing technology (based on LiNbO₃, InP, or Si for modulators and InP or Ge/Si for detectors) encounters limitations in terms of footprint, power consumption, and cost of integration.²

Graphene-based photonic devices have shown the potential to solve many of these issues. In particular, electroabsorption⁸ and electrorefraction¹² effects enable compact graphene modulators that can reach high speed.¹³ Graphene photodetectors (GPDs) have been demonstrated with data rates exceeding 100 Gbit s^{-1} .^{14,15} Furthermore, GPDs based on the photo-thermo-electric (PTE) effect^{16–18} can be operated without an applied bias and can, thus, have low power consumption. PTE-based GPDs require high-mobility graphene and were typically fabricated using exfoliated materials,^{16–19} though, recently, it has been demonstrated that the required quality can be achieved using scalable technologies.^{15,20,21} One of the main advantages of graphene-based photonics is that graphene layers can be integrated with silicon photonics platforms via transfer.^{22,23} In principle, it is a simpler process than wafer bonding, flip-chip, or heteroepitaxy techniques employed for the integration of InP-²⁴ and Ge/Si-based photonics²⁵ and can be performed at back end of line (BEOL). As such, it allows graphene processing without subjecting the underlying photonic or electronic structures to high temperatures (as is the case for InP²⁴ or Ge^{25,26} heteroepitaxy). BEOL integration could also allow the use of diffusion barriers to minimize the risk of metal contamination in electronic components.^{27,28} This could enable monolithic integration of photonic circuits and driving hardware.² Thanks to the versatile transfer of graphene to substrates of choice²⁹ and the possibility of electrostatic gating,³⁰ double-layer graphene devices^{8,13,21} (where graphene acts both as the light-interacting material and the gate, separated by an

insulating layer) can be fabricated on passive photonic waveguides (e.g., Si, Si₃N₄, or SiO₂) without the need for ion implantation, which can greatly simplify device production and can, thus, offer significant cost reduction.² Overall, graphene-based photonics holds the promises to overcome the limitations of existent technology by offering building blocks (i.e., modulators, detectors, and switches) that present superior performance, reduced footprint, low power consumption and potential cost-effective, and straightforward integration with existent platforms.

With these enticing prospects in mind, the successful industrial adoption of graphene in optical communications will rely on the possibility to fabricate graphene-based photonic devices on wafer scale. Figure 1 shows a timeline of technologically relevant examples of waveguide-integrated graphene photodetectors^{9,14,15,17–21,31–38} and modulators.^{7,8,12,13,39–43} Due to the larger device dimensions needed to effectively manipulate light, almost all modulators in the literature have been fabricated using CVD graphene, whereas in the case of photodetectors, there has been a gradual shift from non-scalable toward scalable or partially scalable materials, as the synthesis and transfer technology has evolved over time. On the other hand, for truly competitive performance of graphene optoelectronics, we will rely on the possibility to achieve graphene carrier mobility $\mu > 10\,000\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$,^{2,44} directly on photonics platforms. In optical modulators, long scattering time (and thus high μ) is desired in order to achieve high transparency and, thus, low insertion loss.⁴⁴ In graphene photodetectors, high carrier mobility is needed to obtain a large Seebeck coefficient, allowing us to exploit the photothermoelectric (PTE) effect, which can lead to fast devices with low power consumption.⁴⁵ Over the last 10 years, remarkable progress has been achieved in large-area synthesis of graphene on various substrates; however, there is no widely accepted technique that is capable of addressing all the requirements of integrated photonics: high mobility, repeatability, homogeneity over wafer scale, and low metal contamination. Graphene transfer to the target substrate, a necessary step, is extremely challenging as it typically requires transferring a layer of monatomic thickness over an area of thousands of square millimeters (for a 200 mm wafer) with the inevitable formation of cracks, folds, and tears. Also, scalable encapsulation, i.e., dielectric deposition (a requirement for most types of photonic devices) and contact deposition are delicate fabrication steps that need to be optimized to realize graphene-based photonic technology.⁴⁶ All these aspects will be discussed in detail in the following sections.

WAFER-SCALE GRAPHENE SYNTHESIS

Out of various approaches for the production of graphene,⁴⁷ bottom-up synthesis from gaseous precursors, chemical vapor

deposition (CVD), appears to offer the highest material quality on a large scale. In the early days of graphene research, large-area synthesis of graphene was commonly obtained by thermal decomposition of SiC,^{48,49} an approach that offered many benefits for fundamental research. However, the prohibitive cost of SiC substrates and the challenging transfer of graphene have eventually limited the appeal of this material for device applications. In 2009, chemical vapor deposition (CVD) of graphene on nickel (Ni) thin films⁵⁰ and copper (Cu) foils⁵¹ was presented. Due to a relatively low carbon solubility, Cu has eventually emerged as the optimum substrate for largely self-limiting growth of monolayer graphene.⁵¹ Typically, graphene has only weak epitaxial relation to the copper growth substrate.⁵² The growth initiates with nucleation of randomly oriented islands, which eventually join to form a polycrystalline film. The presence of grain boundaries in such graphene can lead to charge carrier scattering and, thus, reduced carrier mobility,⁵³ therefore, there has been a serious effort to develop ways of synthesizing highly crystalline large-area graphene. To this end, several approaches have been adopted by the research community: (1) growth of hexagonal graphene single crystals (SCs) with maximized dimensions,^{54–56} (2) seamless stitching of graphene domains on monocrystalline Cu foils,^{57,58} or (3) growth of graphene on semiconductor wafers with metal thin films.⁵⁹ While the research community has mostly focused on maintaining the crystallinity of graphene over the whole sample area, an enticing alternative strategy is to controllably synthesize graphene SCs with dimensions of the order of the individual photonic components (tens to hundreds of micrometers), rather than entire wafers (hundreds of millimeters), by seeded growth of graphene.^{60–62} The initial works used polymeric seeds, producing crystals with dimensions of up to 30 μm .^{60,61} This was improved by around an order of magnitude by patterning Cu foils with chromium (Cr) nucleation seeds.⁶² Such SCs with lateral dimensions of up to 350 μm are compatible with the typical dimensions of graphene photodetectors and modulators. By depositing the nucleation seeds on Cu to match the geometry of the targeted photonic circuit, graphene crystals can be grown and transferred to coincide precisely with the photonic components.^{13,21,42} Crucially, it has been demonstrated that single-crystal CVD graphene can have doping and mobility values matching those of exfoliated flakes,^{63–65} though top and bottom encapsulation with hexagonal boron nitride (hBN) is necessary to reach the full potential of high-quality graphene.

Despite the promising approach of CVD growth on Cu, synthesis of graphene directly on dielectric substrates has also been studied. Some applications could benefit from direct (transfer-free) deposition of graphene on the target substrates, though the appeal of this




FIG. 1. Timeline of technologically relevant examples in literature of waveguide-integrated graphene modulators and detectors, classified by scalable [chemical vapor deposition (CVD)] or non-scalable (flake) fabrication techniques. References 19 and 38 used heterostructures assembled with both exfoliated and CVD materials.

approach in photonics is limited as the high synthesis temperatures are not compatible with the presence of photonic structures on the substrates. Another advantage is the elimination of any risk of metal contamination in the semiconductor processing lines.⁶⁶ This is relevant because Cu, the preferred substrate for graphene synthesis, can have highly detrimental effects to silicon transistors.⁶⁷ In particular, for applications where Front-end-of-line (FEOL) integration of graphene is needed, metal contamination should not exceed levels on the order of 10^{10} atoms/cm², well below the contamination levels observed in graphene transferred from Cu.⁶⁶ Several strategies for CVD growth of graphene directly on technologically relevant surfaces such as SiO₂ have been demonstrated.⁶⁸ Due to the lack of catalytic activity, they typically require either a high deposition temperature near 1200 °C (Ref. 69) (incompatible with the presence of photonic structures on the growth substrate) or rely on remote metallic catalyst⁷⁰ (and, thus, do not eliminate the contamination risk). Furthermore, such material typically has a small domain size⁶⁸ with a mobility below or around 1000 cm² V⁻¹ s⁻¹, i.e., approximately an order of magnitude lower than single-crystal graphene transferred from Cu. Promising results have been reported when synthesizing graphene directly on sapphire.^{71–73} Synthesis of graphene on 150 mm sapphire wafers with a carrier mobility of ~ 2500 cm² V⁻¹ s⁻¹ (comparable to most results obtained from polycrystalline graphene grown on Cu foil) has been recently reported.⁷³ Furthermore, it has been shown that a polymer-based transfer approach allows to transfer 150 mm wafers of graphene on a target substrate while complying with metal contamination requirements.⁷³ It is likely that by finely controlling the surface

reconstruction of the underlying sapphire substrate,⁷³ higher mobility values might be achieved, which would improve the prospects of this synthetic avenue.

Table I summarizes various graphene synthesis technologies and their relative advantages/disadvantages with respect to various aspects of photonics integration.

WAFER-SCALE GRAPHENE TRANSFER ON PHOTONIC PLATFORMS

As discussed above, transfer is a crucial step for any kind of graphene photonic devices. Successful wafer-scale graphene transfer needs to avoid mechanical defects in graphene monolayer (tears and wrinkles) while maintaining negligible contamination levels in order to meet the requirements of mobility and residual doping for photonic applications. The initial demonstration of the so-called “wet transfer” of graphene from the metal substrates opened up a new flexible approach for the integration of graphene on any platform.⁵⁰ This approach relies on etching the metallic growth substrate with iron-based etchants such as iron chloride or iron nitrate to release the graphene (typically supported by a thin polymeric film) and subsequently picking up the graphene membrane from the aqueous solution directly with the target wafer. While this method is relatively simple and does not require any specialized equipment, it poses an elevated risk of contamination due to etchant residues trapped between the graphene and the wafer. This was partially mitigated by introducing additional chemical cleaning,⁷⁶ changing the etchant chemistry,⁷⁷ and using wax-based supports,⁷⁸ though alternative strategies have been sought after

TABLE I. Comparison of different scalable graphene synthesis technologies.

	Graphene on SiC ⁴⁹	Polycrystalline graphene on Cu foil ⁵¹	Epitaxial SC graphene on thin films ⁵⁹ or SC graphene arrays ⁶²	Graphene on sapphire ⁷³
Transfer for photonics integration	-- No reliable transfer method	++ Straightforward transfer	+	+
		Several methods available	Graphene on thin films: delamination challenging Single-crystal arrays: alignment needed	Dry delamination
Scalability	+	++	+	++
	Substrates up to 150 mm Graphene up to 100 mm	No scalability limitations (roll-to-roll growth and transfer) ⁷⁴	Scalability non-trivial but highly flexible via stamping transfer ⁴²	300 mm substrates available Graphene on 150 mm
Cost	--	++	+	+
	Excessive substrate cost	Very low substrate cost	Moderate to low substrate cost (Pre-processing needed)	Moderate substrate cost Possibility for re-use
Room-temperature carrier mobility (cm ² V ⁻¹ s ⁻¹)	+	+	++	-
	Up to 5000 ⁷⁵	Up to 5000 25 000 in LMHs ⁶⁴	Up to 10 000 on SiO ₂ 150 000 in LMHs ⁶⁵	Up to 2500 ⁷³
Contamination	+	-	-	+
	Fab-compatible	Currently not fab-compatible	Currently not fab-compatible	Fab-compatible

to further minimize the impact of residual contamination and forces subjected to the graphene films due to surface tension effects in aqueous media. In particular, graphene delamination from the growth substrate was demonstrated to be a quicker and cleaner alternative to chemical etching of the substrate. The release of graphene can be mediated either by oxidizing the graphene–metal interface^{79,80} or by electrochemically promoted means.^{81,82} Graphene grown on dielectrics can also be transferred by mechanical release using laminated polymer films.⁷³ After release from the growth substrate, graphene supported by a polymeric membrane can be removed from the aqueous environment using a frame or a viscoelastic support, which allows its lamination onto the target substrate in dry conditions, offering further benefits with regard to its quality.^{62,80,83} The existing technologies have been scaled to transfer wafer-sized graphene monolayers⁸⁰ as well as continuous roll-to-roll sheets,^{74,77} though these large-area samples have not demonstrated mobility values required for high-performance photonic devices. A potential solution to overcome this hurdle is to perform repeated dry laminations single-crystal graphene arrays, thus populating a 150 or 200 mm wafer.⁴² This technique is similar to the approach used for microtransfer printing of semiconductors^{84,85} and allows the synthesis of graphene on a smaller scale, with greater control of its quality. When transferred with a semi-dry approach and subsequently encapsulated with hBN, single-crystal CVD graphene can show mobility values practically indistinguishable from exfoliated flakes.⁶⁵ Considering the similarity of the process, automated transfer printing systems could be adapted for graphene transfer, allowing full-wafer integration of single-crystal graphene arrays. The improved local control provided by semi-dry transfer and the consequent quality benefits may justify the increased complexity and time requirements compared to wafer-scale wet transfer.

GRAPHENE ENCAPSULATION

As discussed above, dielectric encapsulation of graphene is one of the most important steps of processing for successful adoption of graphene in industry. Sandwiching graphene between flakes of transition metal dichalcogenides (TMDCs)⁸⁶ or hBN, i.e., assembling so-called layered material heterostructures (LMHs) can allow exploiting the extraordinary electrical properties of graphene.^{63,65,87} Encapsulation can also protect the graphene from environment⁸⁸ and can act as a gate dielectric for locally gated samples.⁸⁹ While hBN is the undoubted encapsulant of choice for small-scale research samples, the lack of high-quality wafer-scale hBN or equivalent materials means that thin films of high- k oxides such as Al_2O_3 and HfO_2 have typically been adopted to date.⁴⁶ These dielectrics are most commonly deposited via atomic layer deposition (ALD).⁹⁰ Due to the nature of the process, nucleation of the dielectric on flat, high-quality graphene is suppressed, making it difficult to obtain a dielectric with homogeneous thickness. Different strategies were developed to achieve high-quality ALD films.⁹⁰ Homogeneous dielectric nucleation can be achieved using an ALD seeding layer, which is introduced by the functionalization of the graphene surface with polymers,⁹¹ thin metal films,⁹² or an aqueous pre-treatment,⁹³ but it can often lead to reduced graphene quality due to sp^3 hybridization or increased doping. The degradation of graphene can be minimized by reducing the deposition temperature, but this occurs at the expense of the quality of the dielectric. Another possible solution to encapsulate graphene with minimal effect on its transport properties is by deposition of polymers, which can be

done in ambient conditions. Indeed, poly(vinyl alcohol) (PVA) has been used as an encapsulant and gate dielectric in scalable and highly performing graphene photodetectors.²¹ While samples encapsulated using aforementioned scalable materials exhibit promising stability over long time scales,⁹² the increase in mobility is moderate (if any) and cannot be compared to the order of magnitude improvement observed in LMHs.^{63,64,87} In fact, it has been demonstrated that such high mobility can be achieved due to the atomically perfect interface,^{94,95} which is a result of a self-cleaning effect between flakes of layered materials.^{86,96} Such high-mobility heterostructures can be produced with “synthetic” graphene (i.e., using CVD graphene rather than flakes);^{63–65} however, samples with synthetic layered dielectrics have not exhibited remarkable mobility values to date.^{97,98} It can reasonably be considered that this is partially due to polymer residues and residual humidity trapped at the interface of 2D material heterostructures, leading to bubbles of contamination.⁹⁴ Indeed, it has been shown that large-area, bubble-free 2D CVD LMHs can be obtained by layering the materials in vacuum.⁹⁹ It can also be noted that even lacking an increase in carrier mobility, using large-area 2D materials such as monolayer hBN as encapsulants can be beneficial for other purposes, such as protection of graphene for plasma-enhanced deposition of Si_3N_4 ⁴² or as an oxidation barrier for materials, which are unstable in air such as MoTe_2 .¹⁰⁰ In general, it can be expected that the development of fully synthetic large-area LMHs will help bring many of the early promises of graphene to fruition.

CONTACTING GRAPHENE FOR PHOTONICS

The possibility to fabricate graphene–metal contacts with low resistance values and high reproducibility will also be crucial for highly performing graphene optoelectronics. Research devices are typically contacted by depositing metals on top of graphene, the so-called top contacts. Different metals have been utilized for this purpose to find the material offering the optimum performance, while taking into account the potential issues in prospect of CMOS integration.¹⁰¹ In addition, various contact geometries have been investigated to reduce the contact resistance, for example, by pre-patterning the graphene before metal deposition in order to increase the length of an exposed edge.^{102–105} Despite the promising performance of top contacts, true industrial integration will likely rely on an industry-standard damascene process,²³ in which metal contacts are deposited through the holes (vias) etched in dielectric encapsulation.¹⁰⁶ While in the traditional damascene process, the etch is stopped at the active silicon layer; this is more complicated for graphene due to its monatomic thickness; therefore, the damascene process for graphene needs overetching and making the contact to the graphene edge. Indeed, edge contacts have been widely adopted for LMHs⁸⁷ as they allow full encapsulation of graphene prior to subjecting it to device fabrication steps. Edge contacts to ALD-encapsulated graphene have not been demonstrated, though when applied to encapsulation-free graphene, promising contact resistance and reproducibility were achieved.¹⁰⁷

OUTLOOK

Overall, graphene-based optoelectronics promise higher data rates, lower losses, smaller footprints, lower energy consumption, lower complexity in manufacture, and, thus, lower device cost, making graphene an enticing candidate material for datacom and telecom applications. Prototype devices already demonstrate performance

exceeding that of conventional technologies, though commercial adoption of layered materials will require some technological shifts to make the transition from the lab to the fab. Some graphene products are already making their way to the market, with an Emberion broadband camera¹⁰⁸ using graphene electrodes available in late 2020. On the other hand, waveguide-integrated modulators or photodetectors, where graphene has a more functional role, will need further process improvements before they can be commercialized. Their fabrication will likely rely on CVD synthesis of single-crystal graphene, as polycrystalline graphene may not reach the carrier mobility requirements, unless cleaner transfer strategies are devised for large grain material. The subsequent stages of graphene integration, namely, transfer and encapsulation, also have room for improvement. One of the main hurdles is that graphene is highly susceptible to the quality of both the underlying substrate and encapsulation. The intrinsic surface roughness of photonic wafers, even after planarization, can limit the carrier mobility of transferred graphene. Likewise, the deposition of dielectric encapsulation can subject graphene to unintentional doping and strain. The quality requirements necessary for high-performance optoelectronics have been experimentally reached in LMHs, i.e., by sandwiching flake and CVD graphene between exfoliated flakes of layered semiconductors (TMDCs) and insulators (hBN). The next technological leap will be the demonstration of high-quality wafer-scale hBN and TMDCs suitable for large-area LMHs. High-quality synthesis of these materials is not a trivial problem as they are multi-element and, thus, have potential for many more types of defects compared to carbon-based graphene. Furthermore, achieving homogeneous wafer-scale growth with finite thickness suitable for encapsulation of graphene (>20 nm) will require extensive process optimization. Nonetheless, the potential of these materials has clearly been appreciated, with a significant research effort redirected from synthesis of graphene toward other layered materials, though real wafer-scale LMHs with interface quality matching that of exfoliated materials are probably still a few years away. A potential short-term solution, which could allow an incremental improvement in graphene quality necessary for waveguide-integrated optoelectronics, could be 2D–3D integration, e.g., using mono- or few-layer hBN as a protective spacer for thin film oxide or nitride dielectrics. Whichever strategy will ultimately prevail, close collaboration between the industry and research community is fundamental for its development. A good example of this is the European Union's Graphene Flagship and its recent 2D experimental pilot line (2D-EPL) project.¹⁰⁹ The 2D-EPL, launched in 2020, has the aim of establishing a graphene production and processing workflow compatible with the standards of the semiconductor industry. By 2024, it is expected that the 2D-EPL will have a facility capable of producing prototypes of graphene-based electronics, photonics, and sensors, demonstrating graphene's readiness for the market.

ACKNOWLEDGMENTS

This work was supported by the European Union's Horizon 2020 research and innovation programme, through GrapheneCore3 under Grant No. 881603.

DATA AVAILABILITY

Data sharing is not applicable to this article as no new data were created or analyzed in this study.

REFERENCES

- F. Bonaccorso, Z. Sun, T. Hasan, and A. C. Ferrari, *Nat. Photonics* **4**, 611 (2010).
- M. Romagnoli, V. Sorianello, M. Midrio, F. H. L. Koppens, C. Huyghebaert, D. Neumaier, P. Galli, W. Templ, A. D'Errico, and A. C. Ferrari, *Nat. Rev. Mater.* **3**, 392 (2018).
- S. Goossens, G. Navickaite, C. Monasterio, S. Gupta, J. J. Piqueras, R. Pérez, G. Burwell, I. Nikitskiy, T. Lasanta, T. Galán, E. Puma, A. Centeno, A. Pesquera, A. Zurutuza, G. Konstantatos, and F. Koppens, *Nat. Photonics* **11**, 366 (2017).
- L. Vicarelli, M. S. Vitiello, D. Coquillat, A. Lombardo, A. C. Ferrari, W. Knap, M. Polini, V. Pellegrini, and A. Tredicucci, *Nat. Mater.* **11**, 865 (2012).
- R. R. Nair, P. Blake, A. N. Grigorenko, K. S. Novoselov, T. J. Booth, T. Stauber, N. M. R. Peres, and A. K. Geim, *Science* **320**, 1308 (2008).
- H. Li, Y. Anugrah, S. J. Koester, and M. Li, *Appl. Phys. Lett.* **101**, 111110 (2012).
- M. Liu, X. Yin, E. Ulin-Avila, B. Geng, T. Zentgraf, L. Ju, F. Wang, and X. Zhang, *Nature* **474**, 64 (2011).
- M. Liu, X. Yin, and X. Zhang, *Nano Lett.* **12**, 1482 (2012).
- A. Pospischil, M. Humer, M. M. Furchi, D. Bachmann, R. Guider, T. Fromherz, and T. Mueller, *Nat. Photonics* **7**, 892 (2013).
- T. Cassese, M. A. Giambra, V. Sorianello, G. De Angelis, M. Midrio, M. Pantouvaki, J. Van Campenhout, I. Asselberghs, C. Huyghebaert, A. D'Errico, and M. Romagnoli, *Photonics Res.* **5**, 762 (2017).
- See <https://ethernetalliance.org/technology/2019-roadmap/> for "Ethernet Alliance: The 2019 Ethernet Roadmap."
- V. Sorianello, M. Midrio, G. Contestabile, I. Asselberghs, J. Van Campenhout, C. Huyghebaert, I. Goykhman, A. K. Ott, A. C. Ferrari, and M. Romagnoli, *Nat. Photonics* **12**, 40 (2018).
- M. A. Giambra, V. Sorianello, V. Misiukis, S. Marconi, A. Montanaro, P. Galli, S. Pezzini, C. Coletti, and M. Romagnoli, *Opt. Express* **27**, 20145 (2019).
- P. Ma, Y. Salamin, B. Baeuerle, A. Josten, W. Heni, A. Emboras, and J. Leuthold, *ACS Photonics* **6**, 154 (2019).
- S. Marconi, M. A. Giambra, A. Montanaro, V. Misiukis, S. Soresi, S. Tirelli, P. Galli, F. Buchali, W. Templ, C. Coletti, V. Sorianello, and M. Romagnoli, *Nat. Commun.* **12**, 806 (2021).
- N. M. Gabor, J. C. W. Song, Q. Ma, N. L. Nair, T. Taychatanapat, K. Watanabe, T. Taniguchi, L. S. Levitov, and P. Jarillo-Herrero, *Science* **334**, 648 (2011).
- R. J. Shiu, Y. Gao, Y. Wang, C. Peng, A. D. Robertson, D. K. Efetov, S. Assefa, F. H. L. Koppens, J. Hone, and D. Englund, *Nano Lett.* **15**, 7288 (2015).
- S. Schuler, D. Schall, D. Neumaier, L. Dobusch, O. Bethge, B. Schwarz, M. Krall, and T. Mueller, *Nano Lett.* **16**, 7107 (2016).
- S. Schuler, D. Schall, D. Neumaier, B. Schwarz, K. Watanabe, T. Taniguchi, and T. Mueller, *ACS Photonics* **5**, 4758 (2018).
- J. E. Muench, A. Ruocco, M. A. Giambra, V. Misiukis, D. Zhang, J. Wang, H. F. Y. Watson, G. C. Park, S. Akhavan, V. Sorianello, M. Midrio, A. Tomadin, C. Coletti, M. Romagnoli, A. C. Ferrari, and I. Goykhman, *Nano Lett.* **19**, 7632 (2019).
- V. Misiukis, S. Marconi, M. A. Giambra, A. Montanaro, L. Martini, F. Fabbri, S. Pezzini, G. Piccinini, S. Forti, B. Terrés, I. Goykhman, L. Hamidouche, P. Legagneux, V. Sorianello, A. C. Ferrari, F. H. L. Koppens, M. Romagnoli, and C. Coletti, *ACS Nano* **14**, 11190 (2020).
- D. Akinwande, C. Huyghebaert, C.-H. Wang, M. I. Serna, S. Goossens, L.-J. Li, H.-S. P. Wong, and F. H. L. Koppens, *Nature* **573**, 507 (2019).
- D. Neumaier, S. Pindl, and M. C. Lemme, *Nat. Mater.* **18**, 525 (2019).
- C. Junesand, W. Metaferia, F. Olsson, M. Avella, J. Jimenez, G. Pozina, L. Hultman, and S. Lourduodoss, *Proc. SPIE* **7719**, 77190Q (2010).
- Y. Ishikawa and K. Wada, *Thin Solid Films* **518**, S83 (2010).
- H. Ye and J. Yu, *Sci. Technol. Adv. Mater.* **15**, 024601 (2014).
- E. Shauly, *J. Low Power Electron. Appl.* **8**, 20 (2018).
- C.-L. Lo, K. Zhang, J. A. Robinson, and Z. Chen, in *2018 International Symposium on VLSI Technology System Applications* (IEEE, 2018), pp. 1–2.
- F. Qing, Y. Zhang, Y. Niu, R. Stehle, Y. Chen, and X. Li, *Nanoscale* **12**, 10890 (2020).
- K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, and A. A. Firsov, *Science* **306**, 666 (2004).

- ³¹X. Gan, R. J. Shiue, Y. Gao, I. Meric, T. F. Heinz, K. Shepard, J. Hone, S. Assefa, and D. Englund, *Nat. Photonics* **7**, 883 (2013).
- ³²X. Wang, Z. Cheng, K. Xu, H. K. Tsang, and J. B. Xu, *Nat. Photonics* **7**, 888 (2013).
- ³³D. Schall, D. Neumaier, M. Mohsin, B. Chmielak, J. Bolten, C. Porschatis, A. Prinzen, C. Matheisen, W. Kuebart, B. Junginger, W. Templ, A. L. Giesecke, and H. Kurz, *ACS Photonics* **1**, 781 (2014).
- ³⁴I. Goykhman, U. Sassi, B. Desiatov, N. Mazurski, S. Milana, D. De Fazio, A. Eiden, J. Khurgin, J. Shappir, U. Levy, and A. C. Ferrari, *Nano Lett.* **16**, 3005 (2016).
- ³⁵D. Schall, C. Porschatis, M. Otto, and D. Neumaier, *J. Phys. D* **50**, 124004 (2017).
- ³⁶Y. Gao, G. Zhou, N. Zhao, H. K. Tsang, and C. Shu, *Opt. Lett.* **43**, 1399 (2018).
- ³⁷Y. Ding, Z. Cheng, X. Zhu, K. Yvind, J. Dong, M. Galili, H. Hu, N. A. Mortensen, S. Xiao, and L. K. Oxenløwe, *Nanophotonics* **9**, 317 (2020).
- ³⁸S. Schuler, J. E. Muench, A. Ruocco, O. Balci, D. van Thourhout, V. Soriano, M. Romagnoli, K. Watanabe, T. Taniguchi, I. Goykhman, A. C. Ferrari, and T. Mueller, *Nat. Commun.* **12**, 3733 (2021).
- ³⁹M. Mohsin, D. Schall, M. Otto, A. Noculak, D. Neumaier, and H. Kurz, *Opt. Express* **22**, 15292 (2020).
- ⁴⁰C. T. Phare, Y.-H. Daniel Lee, J. Cardenas, and M. Lipson, *Nat. Photonics* **9**, 511 (2015).
- ⁴¹C. Alessandri, I. Asselberghs, S. Brems, C. Huyghebaert, J. Van Campenhout, D. Van Thourhout, and M. Pantouvaki, *Appl. Opt.* **59**, 1156 (2020).
- ⁴²M. A. Giambra, V. Mišević, S. Pezzini, S. Marconi, A. Montanaro, F. Fabbri, V. Soriano, A. C. Ferrari, C. Coletti, and M. Romagnoli, *ACS Nano* **15**, 3171 (2021).
- ⁴³H. Agarwal, B. Terrés, L. Orsini, A. Montanaro, V. Soriano, M. Pantouvaki, K. Watanabe, T. Taniguchi, D. Van Thourhout, M. Romagnoli, and F. H. L. Koppens, *Nat. Commun.* **12**, 1070 (2021).
- ⁴⁴V. Soriano, M. Midrio, and M. Romagnoli, *Opt. Express* **23**, 6478 (2015).
- ⁴⁵F. H. L. Koppens, T. Mueller, P. Avouris, A. C. Ferrari, M. S. Vitiello, and M. Polini, *Nat. Nanotechnol.* **9**, 780 (2014).
- ⁴⁶Y. Y. Illarionov, T. Knobloch, M. Jech, M. Lanza, D. Akinwande, M. I. Vexler, T. Mueller, M. C. Lemme, G. Fiori, F. Schwierz, and T. Grasser, *Nat. Commun.* **11**, 3385 (2020).
- ⁴⁷F. Bonaccorso, A. Lombardo, T. Hasan, Z. Sun, L. Colombo, and A. C. Ferrari, *Mater. Today* **15**, 564 (2012).
- ⁴⁸C. Berger, Z. Song, T. Li, X. Li, A. Y. Ogbazghi, R. Feng, Z. Dai, A. N. Marchenkov, E. H. Conrad, P. N. First, W. A. De Heer, N. Alexei, M. E. H. Conrad, P. N. First, and W. A. De Heer, *J. Phys. Chem. B* **108**, 19912 (2004).
- ⁴⁹K. V. Emtsev, A. Bostwick, K. Horn, J. Jobst, G. L. Kellogg, L. Ley, J. L. McChesney, T. Ohta, S. a. Reshanov, J. Röhrl, E. Rotenberg, A. K. Schmid, D. Waldmann, H. B. Weber, and T. Seyller, *Nat. Mater.* **8**, 203 (2009).
- ⁵⁰A. Reina, X. Jia, J. Ho, D. Nezich, H. Son, V. Bulovic, M. S. Dresselhaus, and J. Kong, *Nano Lett.* **9**, 30 (2009).
- ⁵¹X. Li, W. Cai, J. An, S. Kim, J. Nah, D. Yang, R. Piner, A. Velamakanni, I. Jung, E. Tutuc, S. K. Banerjee, L. Colombo, and R. S. Ruoff, *Science* **324**, 1312 (2009).
- ⁵²N. R. Wilson, A. J. Marsden, M. Saghri, C. J. Bromley, R. Schaub, G. Costantini, T. W. White, C. Partridge, A. Barinov, P. Dudin, A. M. Sanchez, J. J. Mudd, M. Walker, and G. R. Bell, *Nano Res.* **6**, 99 (2013).
- ⁵³P. Y. Huang, C. S. Ruiz-Vargas, A. M. van der Zande, W. S. Whitney, M. P. Levendorf, J. W. Kevek, S. Garg, J. S. Alden, C. J. Hustedt, Y. Zhu, J. Park, P. L. McEuen, and D. A. Muller, *Nature* **469**, 389 (2011).
- ⁵⁴X. Li, C. W. Magnuson, A. Venugopal, R. M. Tromp, J. B. Hannon, E. M. Vogel, L. Colombo, and R. S. Ruoff, *J. Am. Chem. Soc.* **133**, 2816 (2011).
- ⁵⁵Y. Hao, M. S. Bharathi, L. Wang, Y. Liu, H. Chen, S. Nie, X. Wang, H. Chou, C. Tan, B. Fallahzad, H. Ramanarayan, C. W. Magnuson, E. Tutuc, B. I. Yakobson, K. F. McCarty, Y. Zhang, P. Kim, J. Hone, L. Colombo, and R. S. Ruoff, *Science* **342**, 720 (2013).
- ⁵⁶V. Mišević, D. Convertino, N. Mishra, M. Gemmi, T. Mashoff, S. Heun, N. Haghighian, F. Bisio, M. Canepa, V. Piazza, and C. Coletti, *2D Mater.* **2**, 014006 (2015).
- ⁵⁷V. L. Nguyen, B. G. Shin, D. L. Duong, S. T. Kim, D. Perello, Y. J. Lim, Q. H. Yuan, F. Ding, H. Y. Jeong, H. S. Shin, S. M. Lee, S. H. Chae, Q. A. Vu, S. H. Lee, and Y. H. Lee, *Adv. Mater.* **27**, 1376 (2015).
- ⁵⁸X. Xu, Z. Zhang, J. Dong, D. Yi, J. Niu, M. Wu, L. Lin, R. Yin, M. Li, J. Zhou, S. Wang, J. Sun, X. Duan, P. Gao, Y. Jiang, X. Wu, H. Peng, R. S. Ruoff, Z. Liu, D. Yu, E. Wang, F. Ding, and K. Liu, *Sci. Bull.* **62**, 1074 (2017).
- ⁵⁹S. Xu, L. Zhang, B. Wang, and R. S. Ruoff, *Cell Rep. Phys. Sci.* **2**, 100372 (2021).
- ⁶⁰W. Wu, L. A. Jauregui, Z. Su, Z. Liu, J. Bao, Y. P. Chen, and Q. Yu, *Adv. Mater.* **23**, 4898 (2011).
- ⁶¹X. Song, T. Gao, Y. Nie, J. Zhuang, J. Sun, D. Ma, J. Shi, Y. Lin, F. Ding, Y. Zhang, and Z. Liu, *Nano Lett.* **16**, 6109 (2016).
- ⁶²V. Mišević, F. Bianco, J. David, M. Gemmi, V. Pellegrini, M. Romagnoli, and C. Coletti, *2D Mater.* **4**, 021004 (2017).
- ⁶³L. Banszerus, M. Schmitz, S. Engels, J. Dauber, M. Oellers, F. Haupt, K. Watanabe, T. Taniguchi, B. Beschoten, and C. Stampfer, *Sci. Adv.* **1**, e1500222 (2015).
- ⁶⁴D. De Fazio, D. G. Purdie, A. K. Ott, P. Braeuninger-Weimer, T. Khodkov, S. Goossens, T. Taniguchi, K. Watanabe, P. Livreri, F. H. L. Koppens, S. Hofmann, I. Goykhman, A. C. Ferrari, and A. Lombardo, *ACS Nano* **13**, 8926 (2019).
- ⁶⁵S. Pezzini, V. Mišević, S. Pace, F. Rossella, K. Watanabe, T. Taniguchi, and C. Coletti, *2D Mater.* **7**, 041003 (2020).
- ⁶⁶G. Lupina, J. Kitzmann, I. Costina, M. Lukosius, C. Wenger, A. Wolff, S. Vaziri, M. Östling, I. Pasternak, A. Krajewska, W. Strupinski, S. Kataria, A. Gahoi, M. C. Lemme, G. Ruhl, G. Zoth, O. Luxenhofer, and W. Mehr, *ACS Nano* **9**, 4776 (2015).
- ⁶⁷B. Vermeire, L. Lee, and H. G. Parks, *IEEE Trans. Semicond. Manuf.* **11**, 232 (1998).
- ⁶⁸X. Chen, B. Wu, and Y. Liu, *Chem. Soc. Rev.* **45**, 2057 (2016).
- ⁶⁹J. Chen, Y. Guo, L. Jiang, Z. Xu, L. Huang, Y. Xue, D. Geng, B. Wu, W. Hu, G. Yu, and Y. Liu, *Adv. Mater.* **26**, 1348 (2014).
- ⁷⁰P.-Y. Teng, C.-C. Lu, K. Akiyama-Hasegawa, Y.-C. Lin, C.-H. Yeh, K. Suenaga, and P.-W. Chiu, *Nano Lett.* **12**, 1379 (2012).
- ⁷¹M. A. Fanton, J. A. Robinson, C. Puls, Y. Liu, M. J. Hollander, B. E. Weiland, M. LaBella, K. Trumbull, R. Kasarda, C. Howsare, J. Stitt, and D. W. Snyder, *ACS Nano* **5**, 8062 (2011).
- ⁷²H. J. Song, M. Son, C. Park, H. Lim, M. P. Levendorf, A. W. Tsen, J. Park, and H. C. Choi, *Nanoscale* **4**, 3050 (2012).
- ⁷³N. Mishra, S. Forti, F. Fabbri, L. Martini, C. McAleese, B. R. Conran, P. R. Whelan, A. Shivayogimath, B. S. Jessen, L. Buß, J. Falta, I. Aliaj, S. Roddaro, J. I. Flege, P. Bøggild, K. B. K. Teo, and C. Coletti, *Small* **15**, 1904906 (2019).
- ⁷⁴M. Hempel, A. Y. Lu, F. Hui, T. Kpulun, M. Lanza, G. Harris, T. Palacios, and J. Kong, *Nanoscale* **10**, 5522 (2018).
- ⁷⁵T. Ciuk and W. Strupinski, *Carbon* **93**, 1042 (2015).
- ⁷⁶X. Liang, B. A. Sperl, I. Calizo, G. Cheng, C. A. Hacker, Q. Zhang, Y. Obeng, K. Yan, H. Peng, Q. Li, X. Zhu, H. Yuan, A. R. H. Walker, Z. Liu, L.-M. Peng, and C. A. Richter, *ACS Nano* **5**, 9144 (2011).
- ⁷⁷S. Bae, H. Kim, Y. Lee, X. Xu, J.-S. Park, Y. Zheng, J. Balakrishnan, T. Lei, H. Ri Kim, Y. Il Song, Y.-J. Kim, K. S. Kim, B. Özyilmaz, J.-H. Ahn, B. H. Hong, and S. Iijima, *Nat. Nanotechnol.* **5**, 574 (2010).
- ⁷⁸W. S. Leong, H. Wang, J. Yeo, F. J. Martin-Martinez, A. Zubair, P. Shen, Y. Mao, T. Palacios, M. J. Buehler, J. Hong, and J. Kong, *Nat. Commun.* **10**, 867 (2019).
- ⁷⁹R. Wang, P. R. Whelan, P. Braeuninger-Weimer, S. Tappertzhofen, J. A. Alexander-Webber, Z. A. Van Veldhoven, P. R. Kidambi, B. S. Jessen, T. Booth, P. Bøggild, S. Hofmann, Z. A. Van Veldhoven, P. R. Kidambi, B. S. Jessen, T. Booth, P. Bøggild, and S. Hofmann, *ACS Appl. Mater. Interfaces* **8**, 33072 (2016).
- ⁸⁰A. Shivayogimath, P. R. Whelan, D. M. A. Mackenzie, B. Luo, D. Huang, D. Luo, M. Wang, L. Gammelgaard, H. Shi, R. S. Ruoff, P. Bøggild, and T. J. Booth, *Chem. Mater.* **31**, 2328 (2019).
- ⁸¹Y. Wang, Y. Zheng, X. Xu, E. Dubuisson, Q. Bao, J. Lu, and K. P. Loh, *ACS Nano* **5**, 9927 (2011).
- ⁸²L. Gao, W. Ren, H. Xu, L. Jin, Z. Wang, T. Ma, L.-P. Ma, Z. Zhang, Q. Fu, L.-M. Peng, X. Bao, and H.-M. Cheng, *Nat. Commun.* **3**, 699 (2012).
- ⁸³N. Petrone, C. R. Dean, I. Meric, A. M. van der Zande, P. Y. Huang, L. Wang, D. Muller, K. L. Shepard, and J. Hone, *Nano Lett.* **12**, 2751 (2012).
- ⁸⁴J. Justice, C. Bower, M. Meitl, M. B. Mooney, M. A. Gubbins, and B. Corbett, *Nat. Photonics* **6**, 610 (2012).

- ⁸⁵C. Linghu, S. Zhang, C. Wang, and J. Song, *npj Flexible Electron.* **2**, 26 (2018).
- ⁸⁶L. Banszerus, T. Sohler, A. Epping, F. Winkler, F. Libisch, F. Haupt, K. Watanabe, T. Taniguchi, K. Müller-Caspary, N. Marzari, F. Mauri, B. Beschoten, and C. Stampfer, [arXiv:1909.09523v](https://arxiv.org/abs/1909.09523v) (2019).
- ⁸⁷L. Wang, I. Meric, P. Y. Huang, Q. Gao, Y. Gao, H. Tran, T. Taniguchi, K. Watanabe, L. M. Campos, D. A. Muller, J. Guo, P. Kim, J. Hone, K. L. Shepard, and C. R. Dean, *Science* **342**, 614 (2013).
- ⁸⁸L. Wang, Z. Chen, C. R. Dean, T. Taniguchi, K. Watanabe, L. E. Brus, and J. Hone, *ACS Nano* **6**, 9314 (2012).
- ⁸⁹L. A. Ponomarenko, A. K. Geim, A. A. Zhukov, R. Jalil, S. V. Morozov, K. S. Novoselov, I. V. Grigorieva, E. H. Hill, V. V. Cheianov, V. I. Fal'ko, K. Watanabe, T. Taniguchi, and R. V. Gorbachev, *Nat. Phys.* **7**, 958 (2011).
- ⁹⁰R. H. J. Vervuurt, W. M. M. E. Kessels, and A. A. Bol, *Adv. Mater. Interfaces* **4**, 1700232 (2017).
- ⁹¹D. B. Farmer, H.-Y. Chiu, Y.-M. Lin, K. A. Jenkins, F. Xia, and P. Avouris, *Nano Lett.* **9**, 4474 (2009).
- ⁹²A. A. Sagade, D. Neumaier, D. Schall, M. Otto, A. Pesquera, A. Centeno, A. Z. Elorza, and H. Kurz, *Nanoscale* **7**, 3558 (2015).
- ⁹³J. A. Alexander-Webber, A. A. Sagade, A. I. Aria, Z. A. Van Veldhoven, P. Braeuninger-Weimer, R. Wang, A. Cabrero-Vilatela, M.-B. Martin, J. Sui, M. R. Connolly, and S. Hofmann, *2D Mater.* **4**, 011008 (2016).
- ⁹⁴S. J. Haigh, A. Gholinia, R. Jalil, S. Romani, L. Britnell, D. C. Elias, K. S. Novoselov, L. a Ponomarenko, a. K. Geim, and R. Gorbachev, *Nat. Mater.* **11**, 764 (2012).
- ⁹⁵D. G. Purdie, N. M. Pugno, T. Taniguchi, K. Watanabe, A. C. Ferrari, and A. Lombardo, *Nat. Commun.* **9**, 5387 (2018).
- ⁹⁶L. Banszerus, H. Janssen, M. Otto, A. Epping, T. Taniguchi, K. Watanabe, B. Beschoten, D. Neumaier, and C. Stampfer, *2D Mater.* **4**, 025030 (2017).
- ⁹⁷V. Shautsova, A. M. Gilbertson, N. C. G. Black, S. A. Maier, and L. F. Cohen, *Sci. Rep.* **6**, 30210 (2016).
- ⁹⁸Z. J. Qi, S. J. Hong, J. a Rodríguez-Manzo, N. J. Kybert, R. Gudibande, M. Drndić, Y. W. Park, and a. T. C. Johnson, *Small* **11**, 1402 (2015).
- ⁹⁹K. Kang, K. Lee, Y. Han, H. Gao, S. Xie, D. A. Muller, and J. Park, *Nature* **550**, 229 (2017).
- ¹⁰⁰S. Pace, L. Martini, D. Convertino, D. H. Keum, S. Forti, S. Pezzini, F. Fabbri, V. Mišević, and C. Coletti, *ACS Nano* **15**, 4213 (2021).
- ¹⁰¹W. S. Leong, H. Gong, and J. T. L. Thong, *ACS Nano* **8**, 994 (2014).
- ¹⁰²S. Min Song, T. Yong Kim, O. Jae Sul, W. Cheol Shin, and B. Jin Cho, *Appl. Phys. Lett.* **104**, 183506 (2014).
- ¹⁰³L. Anzi, A. Mansouri, P. Pedrinazzi, E. Guerriero, M. Fiocco, A. Pesquera, A. Centeno, A. Zurutuza, A. Behnam, E. A. Carrion, E. Pop, and R. Sordan, *2D Mater.* **5**, 025014 (2018).
- ¹⁰⁴V. Passi, A. Gahoi, E. G. Marin, T. Cusati, A. Fortunelli, G. Iannaccone, G. Fiori, and M. C. Lemme, *Adv. Mater. Interfaces* **6**, 1801285 (2019).
- ¹⁰⁵H.-Y. Park, W.-S. Jung, D.-H. Kang, J. Jeon, G. Yoo, Y. Park, J. Lee, Y. H. Jang, J. Lee, S. Park, H.-Y. Yu, B. Shin, S. Lee, and J.-H. Park, *Adv. Mater.* **28**, 864 (2016).
- ¹⁰⁶T. Gupta, *Copper Interconnect Technology* (Springer-Verlag, New York, 2009).
- ¹⁰⁷M. Shaygan, M. Otto, A. A. Sagade, C. A. Chavarin, G. Bacher, W. Mertin, and D. Neumaier, *Ann. Phys.* **529**, 1600410 (2017).
- ¹⁰⁸M. Allen, A. Bessonov, and T. Ryhänen, *SID Symp. Dig. Tech. Pap.* **52**, 987 (2021).
- ¹⁰⁹Editorial, *Nat. Mater.* **20**, 573 (2021).