Amorphous In–Ga–Zn–O coplanar homojunction thin-film transistor

Ayumu Sato, Katsumi Abe, Ryo Hayashi, Hideya Kumomi, Kenji Nomura et al.

Citation: Appl. Phys. Lett. **94**, 133502 (2009); doi: 10.1063/1.3112566 View online: http://dx.doi.org/10.1063/1.3112566 View Table of Contents: http://apl.aip.org/resource/1/APPLAB/v94/i13 Published by the AIP Publishing LLC.

Applied Physics

Letters

Additional information on Appl. Phys. Lett.

Journal Homepage: http://apl.aip.org/ Journal Information: http://apl.aip.org/about/about_the_journal Top downloads: http://apl.aip.org/features/most_downloaded Information for Authors: http://apl.aip.org/authors

ADVERTISEMENT



A NEW PARADIGM IN OPTICAL COATINGS

Low thermal noise reflectors for precision interferometry www.crystallinemirrors.com

Amorphous In–Ga–Zn–O coplanar homojunction thin-film transistor

Ayumu Sato,^{1,a)} Katsumi Abe,¹ Ryo Hayashi,¹ Hideya Kumomi,¹ Kenji Nomura,² Toshio Kamiya,^{2,3} Masahiro Hirano,^{2,4} and Hideo Hosono^{2,3,4} ¹*Canon Inc., 3-30-2 Shimomaruko, Ohta-ku, Tokyo 146-8501, Japan* ²*ERATO-SORST, Japan Science and Technology Agency, 4259 Nagatsuta, Midori-ku, Yokohama 226-8503, Japan* ³*Materials and Structures Laboratory, Tokyo Institute of Technology, 4259 Nagatsuta, Midori-ku, Yokohama 226-8503, Japan* ⁴*Frontier Research Center, Tokyo Institute of Technology, 4259 Nagatsuta, Midori-ku, Yokohama 226-8503, Japan*

(Received 18 December 2008; accepted 5 March 2009; published online 1 April 2009)

A fabrication process of coplanar homojunction thin-film transistors (TFTs) is proposed for amorphous In–Ga–Zn–O (*a*-IGZO), which employs highly doped contact regions naturally formed by deposition of upper protection layers made of hydrogenated silicon nitride (SiN_X:H). The direct deposition of SiN_X:H reduced the resistivity of the semiconductive *a*-IGZO layer down to 6.2 $\times 10^{-3}$ Ω cm and formed a nearly ideal Ohmic contact with a low parasitic source-to-drain resistance of 34 Ω cm. Simple evaluation of field-effect mobilities (μ_{sat}) overestimated their values especially for short-channel TFTs, while the channel resistance method proved that μ_{sat} was almost constant at 9.5 cm² V⁻¹ s⁻¹. © 2009 American Institute of Physics. [DOI: 10.1063/1.3112566]

Since the report by Nomura *et al.*,¹ much efforts have been devoted to develop thin-film transistors (TFTs) using amorphous In-Ga-Zn-O (a-IGZO) for their active channels. Amorphous IGZO TFTs have excellent features such as high field-effect mobilities (~10 cm² V⁻¹ s⁻¹), small subthreshold voltage swings,² good short-range uniformity owing to the amorphous structure,³ and electrical stability better than hydrogenated amorphous Si (a-Si:H) TFTs.⁴ Furthermore, a-IGZO TFTs are fabricated at low temperatures $(<300 \ ^{\circ}C)$ and most parts of the fabrication process are compatible with the existing technology employed for mass production of a-Si:H TFTs. These features make a-IGZO TFTs a promising candidate for active-matrix backplanes of future flat-panel displays (FPDs) such as large-size liquidcrystal displays and organic light-emitting diode (OLED) panels.^{5,6}

For an application of a-IGZO TFTs to active-matrix backplanes, however, we still have some issues to be solved. One of the essential issues is that it is difficult to form good electrical contacts between an a-IGZO channel and source/ drain electrodes. For the source/drain electrodes of a-IGZO TFTs, various materials have been examined, which include Au/Ti,^{2,3} Mo,⁷ MoW,⁸ Al,⁹ Pt/Ti,¹⁰ indium tin oxide (ITO),¹ and indium zinc oxide (IZO).¹¹ Park *et al.*¹⁰ fabricated a-IGZO TFTs with Pt/Ti source/drain electrodes and found that the device performance of the a-IGZO TFTs was significantly improved by applying an Ar plasma treatment to the a-IGZO electrode regions prior to the deposition of the Pt/Ti electrodes. They attribute this improvement to reduction of the contact resistance between the a-IGZO channel and the Ti electrodes that resulted from electron doping to the a-IGZO contact regions by the Ar plasma treatment. Shimura et al.¹² investigated the contact resistance between a-IGZO channels and various source/drain electrodes, such as Ag, In, Ti, Au, Pt, ITO, and a-IZO, and observed that the contact resistance affected the drain current of TFTs. They also

found that the contact resistance strongly depended on the carrier concentration of the *a*-IGZO films. Na *et al.*⁹ reported that a highly conductive *a*-IGZO buffer layer helped to form a good Ohmic contact between a semiconductive *a*-IGZO channel and Al electrodes. These facts indicate that it is necessary to enhance the carrier concentration of an *a*-IGZO layer at the contact interfaces by depositing a highly conductive *a*-IGZO buffer layer or by a postdeposition process like an Ar plasma treatment in order to obtain a good Ohmic contact in *a*-IGZO TFTs.

To solve the contact issues in polycrystalline silicon TFTs, coplanar homojunction TFT structure has been reported,¹³ but this fabrication process requires expensive doping techniques such as ion implantation, diffusion of impurities, and a high-temperature activation process. For a-IGZO, fabrication of coplanar homojunction TFTs has recently been reported by using plasma treatments such as Ar (Ref. 14) and H₂ (Ref. 15) plasma to form highly conductive a-IGZO source/drain regions. Park et al.¹⁴ report improved performances such as a saturation mobility μ_{sat} $\sim 5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, but the Ohmic contact between the channel/source/drain a-IGZO and the wiring metal is not satisfactory. Furthermore, in general, the TFTs used for backplanes of FPDs must be covered with insulating layers (protection layer) to protect themselves from the subsequent stacking of upper devices such as liquid-crystal cells and OLEDs and from the influence of an environment. It has been reported that the formation of upper insulating layers can easily affect conductivity of a-IGZO channels and TFT characteristics, which is usually thought to be a drawback of a-IGZO. Actually, we have observed that direct deposition of hydrogenated silicon nitride $(SiN_x:H)$ by plasma-enhanced chemical vapor deposition (PECVD) onto a semiconductive a-IGZO film increased its conductivity significantly.

In this letter, we report a simple technique to form a coplanar homojunction TFT, which does not require an extra fabrication process, by employing the above drawback of a-IGZO. It is realized as a natural consequence of the forma-

^{a)}Electronic mail: sato.ayumu@canon.co.jp.




FIG. 1. (Color online) (a) Cross-sectional schematic structure of coplanar homojunction *a*-IGZO TFT. (b) Plan-view optical microscopic image of a coplanar homojunction *a*-IGZO TFT with the designed channel length L_{des} = 10 μ m and the channel width W=60 μ m.

tion of the protection SiN_X : H layer, the deposition of the SiN_X : H layer forms highly conductive *a*-IGZO source/drain regions in the same plane of the *a*-IGZO channel and solves the contact issues.

Figure 1(a) shows the structure of the bottom-gate-type coplanar homojunction a-IGZO TFTs. The TFTs were fabricated on a glass substrate (Corning 1737). Mo layers (100 nm thick) were sputtered as the bottom-gate electrodes and the wiring from the *a*-IGZO source/drain regions. A SiO_X layer (200 nm thick) was deposited by PECVD at 340 °C as a gate insulator. A semiconductive a-IGZO layer (30 nm thick) was deposited as a channel layer by direct-current magnetron sputtering using an 80% Ar/20% O₂ gas at room temperature (RT), followed by electrical isolation by wet etching to form channel region islands. A SiO_X layer (100 nm thick) was deposited by radio-frequency magnetron sputtering at RT as mask SiO_X islands that covered the channel regions. A SiN_X layer (300 nm thick) and a SiO_X layer (50 nm thick) were deposited sequentially in this order by PECVD at 250 °C as a protection layer on top of the mask SiO_X islands/a-IGZO layer structure. In the deposition process of the SiN_X layer, the exposed areas of the *a*-IGZO layer (i.e., not covered with the mask SiO_X islands) were converted to highly conductive source/drain regions. All the patterns were defined by photolithography and etching processes. The fabricated coplanar homojunction a-IGZO TFTs were subjected to post-thermal annealing in air at 270 °C. Figure 1(b) shows a plan-view optical microscope image of a fabricated TFT. The size of the mask SiO_X island determines the designed channel length (L_{des}) and the size of the isolated a-IGZO island determines the channel width (W). The channel width was fixed at 60 μ m. L_{des} was varied from 3 to 120 μ m. The electrical characteristics of the TFTs were measured with an Agilent 4156C precision semiconductor parameter analyzer in dark.

The resistivities of the *a*-IGZO regions with or without the effect of the SiN_X: H deposition were measured using the van der Pauw configuration electrodes made of a stacked layer of Ti/Au/Ti (5/100/5 nm thick). We confirmed that the resistivity of the *a*-IGZO film covered with a SiO_X mask island was $3.9 \times 10^1 \Omega$ cm even after the SiN_X: H deposition. On the other hand, the resistivity of the *a*-IGZO film was decreased to $6.2 \times 10^{-3} \Omega$ cm by the direct deposition of a SiN_X: H layer. This is similar to the result reported by Son *et al.*,¹⁶ and also analogous to the hydrogen doping effects in another amorphous oxide semiconductor CdO·GeO₂ (Ref. 17) and crystalline ZnO.¹⁸ The formation of shallow donor states by hydrogen doping is also confirmed by firstprinciples calculations for crystalline IGZO.¹⁹ The present




FIG. 2. (Color online) (a) Transfer characteristics of a coplanar homojunction *a*-IGZO TFTs with L_{des} =10 μ m and *W*=60 μ m. V_{gs} was swept from -10 to 20 V at V_{ds} varied from 0.001 to 10 V. (b) Output characteristics of the coplanar homojunction *a*-IGZO TFT.

result suggests that incorporation of hydrogen forms shallow donor states also in *a*-IGZO.

Figure 2(a) shows transfer characteristics (drain-tosource current I_{ds} as a function of gate-to-source voltage V_{gs}) of a TFT with $L_{des}=10 \ \mu m$ and $W=60 \ \mu m$ measured at drain-to-source voltages (V_{ds}) of 0.001–10 V. The TFT shows an excellent performance with the subthreshold voltage swing (S) of 0.13 V decade⁻¹, the threshold voltage (V_{th}) of 0.13 V, and the on-to-off current ratio $(I_{\rm on}/I_{\rm off})$ larger than 10^9 at $V_{ds}=10$ V, where V_{th} was determined as a horizontalaxis intercept of a linear fitting to a $I_{ds}^{1/2}$ - V_{gs} plot. These values are comparable to those of previous reports.^{2,3} In addition, the slopes of the log I_{ds} - V_{gs} plots in the subthreshold region are very steep even at very small V_{ds} down to 0.001 V, demonstrating that the coplanar homojunction TFT exhibits excellent switching characteristics in the wide range of operation voltage. Figure 2(b) shows the output characteristics of this TFT. It shows excellent output characteristics with steep rise in the low V_{ds} region.

The parasitic source-to-drain resistance (R_{sd}) and the effective channel length (L_{eff}) were evaluated using the channel resistance method²⁰ with TFTs having different L_{des} . Figure 3(a) shows the transfer characteristics at V_{ds} =0.1 V for TFTs with W=60 μ m and various L_{des} =3–120 μ m. Using the transfer characteristics in Fig. 3(a) at $V_{ds} \ll V_{gs}$, the total resistance (R_{tot}) of the TFTs are related to R_{sd} and L_{eff} by

$$R_{\rm tot} = \frac{V_{\rm ds}}{I_{\rm ds}} = R_{\rm sd} + \frac{L_{\rm des} - \Delta L}{\mu_{\rm eff} C_{\rm ox} W(V_{\rm gs} - V_{\rm th})},\tag{1}$$

where ΔL is defined as $L_{\text{des}}-L_{\text{eff}}$, μ_{eff} is the effective mobility, and C_{ox} is the capacitance of the gate insulator per unit




FIG. 3. (Color online) (a) Transfer characteristics of TFTs with various L_{des} and $W=60 \ \mu m$ at $V_{ds}=0.1 \ V$. (b) R_{tot} vs L_{des} as a function of V_{gs} for TFTs with $W=60 \ \mu m$. The inset shows a magnified view in the small L_{des} region.

Downloaded 18 Aug 2013 to 210.123.42.213. This article is copyrighted as indicated in the abstract. Reuse of AIP content is subject to the terms at: http://apl.aip.org/about/rights_and_permissions




FIG. 4. (Color online) Dependences of μ_{app} , μ_{eff} , and μ_{ch} on L_{des} or L_{eff} at V_{ds} =12 V.

area. Figure 3(b) shows the dependence of R_{tot} on L_{des} at $V_{gs}=12-20$ V. Based on Eq. (1), R_{sd} and ΔL were evaluated from the intersection point of the R_{tot} - L_{des} straight lines, as shown in the inset of Fig. 3(b). Thus the width-normalized $R_{sd}(R_{sd}W)$ is evaluated to be 34 Ω cm. Note that this value is much lower than those reported previously [113 Ω cm (Ref. 8) and 330 Ω cm (Ref. 10)]. This observation confirms that very low Ohmic contacts are formed in the coplanar homojunction *a*-IGZO TFTs fabricated in the present process. The shrinkage of the channel length $\Delta L=1.5 \ \mu m$ would be attributed to the critical-dimension loss in the patterning size of the mask SiO_X islands and/or to the decrease in the channel length caused by hydrogen side diffusion from the edges of the mask SiO_X islands.

The above results provide more reliable information about size effects of *a*-IGZO TFTs. Saturation mobilities μ_{sat} are derived from the following equation under the condition $V_{ds} \gg V_{gs} - V_{th}$:

$$I_{\rm ds} = (\mu_{\rm sat} C_{\rm ox} W/2L) (V_{\rm gs} - V_{\rm th})^2.$$
⁽²⁾

The *L* value is often taken as a designed channel length but it might give a large error to estimate μ_{sat} especially for shortchannel TFTs. Figure 4 shows apparent μ_{sat} evaluated using $L_{des}(\mu_{app})$ and corrected μ_{sat} using $L_{eff}(\mu_{eff})$ at $V_{ds}=12$ V. It shows that μ_{app} increases with decreasing L_{des} and becomes ~50% larger than those of the long-channel TFTs. However, μ_{eff} is almost constant at 9.5 cm² V⁻¹ s⁻¹ down to L_{eff} =4 μ m. The present results prove that the μ_{app} values are not the real ones and are affected by the shrinking of the effective channel region. μ_{eff} shows a trend to decrease with decreasing L_{eff} , which is attributed to R_{sd} . μ_{ch} in Fig. 4 shows the channel mobility, which is defined as μ_{eff} corrected further for R_{sd} using the following equations:

$$g_m(\text{obs}) = g_m / [1 + (R_{\text{sd}}/2)g_m],$$
 (3)

$$g_m = dI_{\rm ds}/dV_{\rm gs} = (\mu_{\rm ch}C_{\rm ox}W/L_{\rm eff})(V_{\rm gs} - V_{\rm th}),$$
 (4)

where $g_m(\text{obs})$ and g_m are the observed and the net transconductances, respectively.²¹ Although there still remains a small drop in the μ_{ch} - L_{eff} plot for the shortest channel TFT, all the TFT characteristics are explained well by the constant

channel mobility if the parasitic resistance and the shrinkage effect are considered.

In summary, coplanar homojunction *a*-IGZO TFTs were fabricated utilizing the deposition of a hydrogenated protection layer. The fabricated TFTs exhibited good performances such as $\mu_{sat}=9.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, $V_{th}=0.13 \text{ V}$, S=0.13 V decade⁻¹, and $I_{on}/I_{off}>1\times10^9$. The width-normalized parasitic resistance ($R_{sd}W$) was as low as 34 Ω cm. These results indicated that good Ohmic characteristics are obtained in this coplanar homojunction structure.

The authors would like to thank S. Suzuki, T. Shoyama, K. Takahashi, A. Goyal, M. Shimada, M. Ofuji, N. Kaji, T. Watanabe, N. Itagaki, M. Watanabe, Y. Tateishi, H. Shimizu, H. Yabuta, T. Iwasaki, T. Aiba, and M. Sano for their technical assistance and valuable discussion.

- ¹K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, Nature (London) **432**, 488 (2004).
- ²H. Yabuta, M. Sano, K. Abe, T. Aiba, T. Den, H. Kumomi, K. Nomura, T. Kamiya, and H. Hosono, Appl. Phys. Lett. **89**, 112123 (2006).
- ³R. Hayashi, M. Ofuji, N. Kaji, K. Takahashi, K. Abe, H. Yabuta, M. Sano, H. Kumomi, K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, J. Soc. Inf. Disp. **15**, 915 (2007).
- ⁴C. J. Kim, D. Kang, I. Song, J. C. Park, H. Lim, S. Kim, E. Lee, R. Chung, J. C. Lee, and Y. Park Tech. Dig. Int. Electron Devices Meet. **2006**, 307.
- ⁵J. Lee, D. Kim, D. Yang, S. Hong, K. Yoon, P. Hong, C. Jeong, H. Park, S. Y. Kim, S. L. Lim, S. S. Kim, K. Son, T. Kim, J. Kwon, and S. Lee, Proceedings of the SID '08 Digest, 2008 (unpublished), p. 625.
- ⁶J. K. Jeong, J. H. Jeong, H. W. Yang, T. K. Ahn, M. Kim, K. S. Kim, B. S. Gu, H.-J. Chung, J.-S. Park, Y.-G. Mo, H. D. Kim, and H. K. Chung, J. Soc. Inf. Disp. **17**, 95 (2009).
- ⁷J.-S. Park, J. K. Jeong, Y.-G. Mo, H. D. Kim, and C.-J. Kim, Appl. Phys. Lett. **93**, 033513 (2008).
- ⁸M. Kim, J. H. Jeong, H. J. Lee, T. K. Ahn, H. S. Shin, J.-S. Park, J. K. Jeong, Y.-G. Mo, and H. D. Kim, Appl. Phys. Lett. **90**, 212114 (2007).
- ⁹J. H. Na, M. Kitamura, and Y. Arakawa, Appl. Phys. Lett. **93**, 063501 (2008).
- ¹⁰J.-S. Park, J. K. Jeong, Y.-G. Mo, H. D. Kim, and S.-I. Kim, Appl. Phys. Lett. **90**, 262106 (2007).
- ¹¹J. K. Jeong, J. H. Jeong, H. W. Yang, J.-S. Park, Y.-G. Mo, and H. D. Kim, Appl. Phys. Lett. **91**, 113505 (2007).
- ¹²Y. Shimura, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, Thin Solid Films 516, 5899 (2008).
- ¹³T. Sameshima, S. Usui, and M. Sekiya, IEEE Electron Device Lett. 7, 276 (1986).
- ¹⁴J. Park, I. Song, S. Kim, S. Kim, C. Kim, J. Lee, H. Lee, E. Lee, H. Yin, K.-K. Kim, K.-W. Kwon, and Y. Park, Appl. Phys. Lett. **93**, 053501 (2008).
- ¹⁵B. D. Ahn, H. S. Shin, H. K. Kim, J.-S. Park, and J. K. Jeong, Appl. Phys. Lett. **93**, 203506 (2008).
- ¹⁶K.-S. Son, T.-S. Kim, J.-S. Jung, M.-K. Ryu, K.-B. Park, B.-W. Yoo, K. C. Park, J.-Y. Kwon, S.-Y. Lee, and J.-M. Kim, Electrochem. Solid-State Lett. **12**, H26 (2009).
- ¹⁷S. Narushima, H. Hosono, J. Jisun, T. Yoko, and K. Shimakawa, J. Non-Cryst. Solids **274**, 313 (2000).
- ¹⁸C. H. Seager and S. M. Myers, J. Appl. Phys. **94**, 2888 (2003).
- ¹⁹H. Omura, H. Kumomi, K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, "First-principles study of native point defects in crystalline indium gallium zinc oxide," J. Appl. Phys. (in press).
- ²⁰J. G. J. Chern, P. Chang, R. F. Motta, and N. Godinho, IEEE Electron Device Lett. 1, 170 (1980).
- ²¹A. S. Grove, *Physics and Technology of Semiconductor* (Wiley, New York, 1967).