AFOSR-TN- 57-707 AD No. 136 701	THE JOHNE HOPKING UNIVERSITY LIBRARY
Institution:	Duke University
Division:	Mathematics Division Air Force Office of Scientific Research ARDC, Washington 25, D. C.
Title:	An Analysis of Carry Transmission in Computer Addition
Authors:	Sullivan G. Campbell, Gordon H. Rošser, Jr.
Date of Report:	September, 1957

Contract Number: AF 18(600)-1539

File Number:

1

Reproduction in whole or in part is permitted for any purpose of the United States Government.

Qualified requestors may obtain copies of this report from the ASTIA Document Service Center, Dayton 2, Ohio. Department of Defense contractors must be established for ASTIA services, or have their 'need-to know' certified by the cognizant military agency of their project or contract.

### AN ANALYSIS OF CARRY TRANSMISSION IN

### COMPUTER ADDITION

Since all arithmetic operations reduce ultimately to addition, the basic consideration in designing a high speed computing automaton is fast addition; and the basic difficulty in achieving fast addition is the carry problem, inasmuch as a single carry may propagate through an entire addition. The carry problem is particularly serious in binary addition. To see why, we observe that there are four basic situations:

The first two will not propagate carries: the second two will propagate but will not originate carries; and only the first will originate carries. Hence the probability that a randomly chosen stage in a binary addition will generate a carry is 1/4, but the probability that a randomly chosen stage will promagate a carry is 1/2. More generally, in a radix R system, there are R<sup>2</sup> possible situations  $(2^{\circ} \text{ in binary, as we have seen})$  of which  $1 + 2 + \ldots + R-1$ will originate carries. If we sum this arithmetic progression, we see that carries can originate in R(R-1)/2 ways, giving the probability R(R-1)/2R<sup>2</sup> or (R-1)/2R that a randomly chosen stage will originate a carry. A carry will be propagated if and only if the units digit is R-1, which can be the sum of two digits in R different ways, so that the probability that a randomly chosen stage will propagate a carry is R/R<sup>2</sup> or 1/R. A carry will, of course, be 0 or 1 regardless of the radix, because the worst possible case is (R-1) + (R-1) =2R - 2 = R + (R-2) so that the carry digit will be at most a 1, and

in that case the units digit will be at most R-2.

The probabilities that a random stage of an addition in radix R will originate a carry or propagate an incoming carry make it clear that, as the radix increases, carry generation is essentially unchanged as it approaches the limit 1/2, while carry propagation approaches 0 as 1/R. Binary addition thus gives the worst possible carry situation.

Intermuch as computer construction generally calls for the use of binary arithmetic on account of high storage efficiency and easy mechanization, we shall consider methods of facilitating carry transmission in binary addition. To do this, we first introduce some operations of the classical two-valued logic, in which events are either "true" or "false," a pair of steady states which can be represented by 1 and 0 respectively. The operands of our logical representations will correspond to signals (0 or 1) on wires in the electronic circuitry of the computer. The operations which we wish to consider are:

Log	ical Operation	Logical <u>Representation</u>	Interpretation		
l.	Conjunction	a·b (or, ab)	a "and" b		
2.	Negation (Inversion)	a	"not" a		
3.	Inclusive disjunction	a v b	a nort b		
4.	Exclusive disjunction	a ≢ b	a <sup>s</sup> or <sup>s</sup> b but not both.		

The arithmetic interpretation of these operations is demonstrated by the so-called truth table definitions of the operations. 3

:	a=0	a=1	a	a		a=c	a=1		a=0	a=1
<b>b=</b> 0	a•b=0	a•b=n	0	1	b=0	avb≕o	avb=1	b=o	a <b>≰b=o</b>	a≢b=1
b=1	a•b=0	a·b=1	1	0	b=1	avb=1	avb=1	b=1	a≢b=1	a <b>≢b=</b> 0

In electronic circuitry, we shall represent these logical operations by the following diagrams:



These are the diagrams of "and", "complement", "or", and "excl-or" gates respectively. Although exclusive disjunction is usually given as a combination of other operations, we have chosen to use it as a basic operation for convenience, inasmuch as "excl-or" gates of simplicity comparable to the other gates may now be built. The logical design of a computing automaton may be described with these diagrammatic symbols.

At any given stage  $s_1$  of a binary addition, a bit (binary digit)  $u_1$  of the sum and an outgoing carry  $c_1$  (0 or 1) are developed from the corresponding bits of the augend and addend,  $a_1$  and  $b_1$ , and the incoming carry  $c_{1+1}$ . (The possibilities for such stages are subsequently tabulated). Addition may be accomplished logically in several apparently different ways, but we choose the following logical functions to define  $u_1$  and  $c_1$ :

$$u_1 (a_1, b_1, c_{1+1}) = (a_1 \neq b_1) \neq c_{1+1}$$
  
 $c_1 (a_1, b_1, c_{1+1}) = a_1b_1 \quad v \quad (a_1 \neq b_1) c_{1+1}$ 

Inamuch as the truth value tables of these logical functions correspond exactly to values for  $c_1$  and  $u_1$  given below in Table 1, the functions correctly define the carries and the bits of the sum. These logical functions are reflected in the circuit diagram for an addition unit  $s_1$  in Figure 1.

In order to add two n-Dit numbers, we need either n of the individual addition units connected linearly (in parallel) as in Figure 2, or suitable delay mechanism such that one addition unit of the type shown in Figure 1 could develop the bits  $u_1$  at successive moments of time (with the  $a_1$  and  $b_1$  changing at each moment of time and the  $c_1$ of one moment being fed back in as the  $c_{1+1}$  of the next moment). The former course is much more desirable in accomplishing rapid addition. The signals  $a_1$  and  $b_1$  are then applied steadily until the number representing the sun,  $u_1u_2u_3....u_n$ , reaches a steady state.

We should like to note briefly that binary subtraction may be accomplished by the unit in Figure 3 which is sufficiently similar to our addition unit that borrow transmission with our subtraction unit partakes of the same general transformations subsequently to be developed in this paper for carry transmission. Again the validity of the logical functions embodied in the circuitry may be demonstrated by truth table analysis.

A clear picture of what the carry situation is suggests alternative solutions. On one extreme, the easiest way out is simply to allow enough time for a complete carry of n places; the most difficult is to adopt a system of simultaneous carry for all digits, which

will be shown to involve a very large amount of equipment, but which will speed up the addition process considerably. Between these extrenes are various other possibilities, including simultaneous carry within each successive group of m digits (where n/m is an integer) and immediate transmission of carries entering major stages  $S_1$  (composed of several adjacent minor stages  $s_1$ ) when the incoming carry will be propagated through the entire stage S<sub>i</sub>. Thus, a sort of carry sensing is involved in the latter, to be accomplished by what we shall call "grouped" circuitry. Various other more complex methods of handling carry transmission will present themselves as we progress. For several methods of handling carries, we shall give a circuitry diagram and also seek an expression of the effective transformation as to the number of places traveled which carries undergo in such a circuitry. The effective number of places traveled by carries is, in one sense, an expression of the rapidity of an addition. For example, consider a parallel asynchronous adder in which addition times vary from  $t_1$  to  $t_1 + t_2$ ; essentially  $t_1$  is the time required for an addition in which there are no carries and t is the time required for a full n stage carry. Then, reducing the longest carry from n to k by some carry transformation will reduce addition time approximately to  $t + \frac{k}{n} t_{2}$ ; that is, the reduction will be by  $t_{2} \left( \frac{n-k}{n} \right)$ .

Assume that parallel addition circuitry is grouped as shown in Figure 4, each group of m addition units having an (m+1)-fold "and" gate to facilitate the transmission of carries. A carry of j places in ordinary non-grouped parallel addition circuitry becomes effectively a carry of only R places with the grouped circuitry given in Figure 4. That is,  $c_1 \longrightarrow c_R$ .

For convenience in analysis, let us provide that j = mk + p,

where p is always less than m. The point of origination of a carry within some stage (or group)  $S_1$  will be denoted by  $\sigma'$ . For origination at the first addition unit (the left) in  $S_1$ ,  $\sigma' = 1$ ; for origination at the second,  $\sigma' = 3$ ; etc. For origination at the (m - 1)st addition unit,  $\sigma' = m - 1$ . But we shall temporarily provide that origination at the mth addition unit in  $S_1$  be denoted by  $\sigma' = 0$  rather than by  $\sigma' = m$ .

For given values of J and  $\sigma'$ , the value of R may be determined by consideration of the circuitry. Such values are given in Table 2, for the general case. The general case may be made specific by assigning a value to m. For purposes of illustration, we have given the addition circuitry and the corresponding table for m = 4. (See Figure 5 and Table 3).

It is obvious that R must be a function of j and  $\sigma'$ ; that is, R = R(j,  $\sigma'$ ). Examination of the tables shows that we may define R thus:

 $R(j, \sigma) = j$  for  $j \leq m$ 

 $R(j,\sigma') = R(j-1,\sigma') + 1 - (m-1)\mathcal{S}_{\mathcal{S}}, P_j \quad \text{for } j > m,$ where  $\mathcal{S}_{\mathcal{O}}', P_j$  is the Kronecker delta function and  $P_j$  is that part of j which is not a multiple of m. (j = mk + p, p < m).

Inasmuch as application of this recursive formula to obtain a numerical value for R may be somewhat cumbersome, we shall simplify the functional definition of R as follows:

$$R(m+1, \sigma') = 1 - (m-1)\delta_{\sigma'}, P_{m+1} + R(m, \sigma')$$
$$R(m, \sigma') = m$$

Adding these equations, we obtain:

$$R(j, \sigma') = (j-m)(1) + m - (m-1) (\delta_{\sigma', P_j} + \delta_{\sigma', P_{j-1}} + \delta_{\sigma', P_{j-1}} + \dots + \delta_{\sigma', P_{m+1}}).$$

Empirical consideration of Table 2 reveals that exactly

of the above Kronecker delta functions have the value unity, where the brackets indicate that only the integral part of the number  $1 - \sigma$  is to be taken, and where we now let  $\sigma$  take on the value m for origination of a carry at the m-th addition unit in S<sub>1</sub>.

The non-recursive definition of R is given, then, as:

$$R(j,\sigma') = j \quad \text{for } 0 \leq j \leq m$$

$$R(j,\sigma') = j - (m-1) \left[ \frac{j-\sigma'}{m} \right] \quad \text{for } m < j < n.$$

We may disallow the value zero for j and define R more simply as

$$R(j,\sigma') = j - (m-1) \left[ \frac{j-\sigma'}{m} \right] \quad \text{for } 1 \le j \le n.$$

Taking the amount of time necessary for a carry to travel through one addition unit as a unit of time, we state that a j place carry is speeded up by some multiple of (m-1) units of time when the addition units are grouped, m units to a group, as shown in Figure 4, and  $j - \delta \geq m$ .

Assuming that m is an integral factor of n, a carry with j = n(and  $\delta' = m$ , necessarily) becomes a carry of

$$n - (m-1) \left[ \frac{n-m}{m} \right]$$
 or  $\frac{n}{m} + m - 1$  places,

while a carry with j = n-1 and  $\sigma' = m$  becomes a carry of

$$(n-1) + (m-1) \left\lfloor \frac{n-1-m}{m} \right\rfloor$$
 or  $\frac{n}{m} + 2m - 3$  places

which is the longest possible carry under the given carry transformation (grouped circuitry transformation), provided that m>2,

Another method of facilitating carry transmission may be found in simultaneous "wiring" of the addition circuitry. A completely simultaneous circuitry would provide the fastest carry transmission but would require many more component parts, thus entailing much greater expense and possibility of mechanical failure than the less rapid circuits. A completely simultaneous adder for n = 4 is shown in Figure 6a. For n addition units, this type of circuit requires n(n-1)/2 multi-fold "and" gates in addition to the 5n two-input gates necessary for addition with linear carry transmission (i.e., 2n "and" gates, 2n "excl-or" gates, and n "or" gates).

The simultaneous carry principle may be effectively used in another way, however. The n addition units of an adder may be divided into n/m stages, each stage having simultaneous carry transmission within that stage. This type of circuitry provides all the benefits of the grouped circuitry (Figure 4) and in addition gives more rapid carry transmission within the individual stages. A diagram of a simultaneous carry stage is given in Figure 6.

Let us say that a carry of j places in ordinary linear circuitry becomes effectively a carry of N places with circuitry having simultaneous stages (linearly connected). Once again, we introduce  $\sigma$ , a position variable, to indicate the point of origination of a carry within a given stage:  $1 \leq \sigma \leq m$ . Some of the values of  $\sigma$  and j are systematically tabulated in Table 4 for general m and in Table 5 for m = 4.

By empirical consideration of these tables, we define N as follows:

$$N(j, \sigma') = N(j-1, \sigma') + \delta \sigma, P_{j-1}$$
 for  $j > m$ ,

where  $S_{\sigma'}$ ,  $P_{j-1}$  is the Kronecker delta function and  $P_{j-1}$  is that part of (j-1) which is not a multiple of m. (As before, j = mk + p, p < m);  $\mathbb{N}(\mathbf{j}, \mathbf{\sigma}') = 2 + \sum_{\mathbf{x}=-2}^{\mathbf{j}-1} S_{\mathbf{\sigma}, \mathbf{x}}$ for 2<j<m,  $N(1, \sigma') = 1$ for 0<1<2.

and

To obtain a non-recursive definition of N over the range m<j≤n, we observe that:

$$N(j, \sigma') = N(j-1, \sigma') + \delta' \sigma, P_{j-1}$$

$$N(j-1, \sigma') = N(j-2, \sigma') + \delta' \sigma, P_{j-2}$$

$$N(j-2, \sigma') = N(j-3, \sigma') + \delta' \sigma, P_{j-3}$$

$$N(j-3, \sigma') = N(j-4, \sigma') + \delta' \sigma, P_{j-4}$$

$$\vdots$$

$$N(m+1, \sigma') = N(m, \sigma') + \delta' \sigma, P_{m}$$

$$N(m, \sigma') = 2 + \sum_{x=3}^{m-1} \delta' \sigma, x$$

Adding these equations, we obtain  $N(j,\sigma') = 2 + \sum_{x=1}^{j-1} \mathcal{E}_{\sigma,P_y} + \sum_{x=2}^{m-1} \mathcal{E}_{\sigma,x}$  for j>m.

An alternative empirically formed definition of N for j>m is  $N(j,\sigma') = 3 - 5\sigma', + \int \frac{j - \sigma - 1}{m} ,$ 

where the brackets indicate that only the integral part of the

number  $\left[\frac{1-\sigma'-1}{m}\right]$  is to be taken. Since the latter is the more convenient formula to apply, we shall use the following definition

of the simultaneous-stage carry transformation:

$$N(j, \sigma') = j \qquad 0 \le j \le 2$$
  

$$N(j, \sigma') = 2 + \sum_{\substack{x=2\\x=3}}^{j-1} \delta_{\sigma,x} \qquad 2 < j \le m$$
  

$$N(j, \sigma') = 3 - \delta_{\sigma',1} + \left[ \underbrace{j - \sigma - 1}{m} \right] \qquad m < j \le n.$$

Having considered the basic stages  $S_1$ , let us now briefly consider macro-stages  $\sum_{\beta}$ , each composed of q of the  $S_1$ . The effectiveness of such a macro-stage lies, of course, in its ability to transmit relatively long carries very rapidly. The type of analysis needed to define the carry transformation from a table of its values is already familiar. However, we must introduce a new position variable,  $\mathcal{T}$ , to denote the  $S_1$  of  $\sum_{\beta}$  within which a carry originates. For origination in the first  $S_1$  to the left in  $\sum_{\beta} \mathcal{T} = 1$ . etc.  $1 \leq T \leq q$ .

Let us take q grouped stages  $S_1$  and combine them into a grouped macro-stage  $\sum_{j}$ . We shall designate the resulting carry transmission circuitry as grouped grouped (giving first the type of macro-stage and then the type of component stages). This type of circuitry is shown in Figure 7, and values of its characteristic carry transformation are given in Table 6 for the general case. This general case may be specifically illustrated by assigning values to q and m. A carry of j places in ordinary linear circuitry becomes a carry of T places in grouped grouped circuitry, and T is obviously a function of j,  $\sigma$ , and T. That is,  $T = T(j, \sigma, T)$ .

From empirical consideration of Table 6, we observe that the following recursive function gives the appropriate values of T:

$$T(j, \sigma', T) = T(j-1, \sigma', T) + 1 - (m-1)(1 - T_{-1,k}) - (m + q - 2) \delta_{T-1,k} \delta_{\sigma P} \qquad j > m$$

 $T(m, \sigma', \uparrow) = m$ 

where  $\sigma' = o$  for carry origination at the mth unit in S<sub>1</sub>

We may derive a non-recursive definition in the manner previously demonstrated. A non-recursive definition of T is, then:

$$T(j,\sigma,T) = j - (m-1) \left[ \underbrace{j - \sigma}{m} \right] - (q-1) \left[ \underbrace{j - \sigma}{mq} \right] \qquad \underbrace{j > 0}_{1 \le \sigma \le m}.$$

It is quite apparent that we may form a grouped macro-stage in which the  $S_1$  are simultaneous stages and a simultaneous macro-stage in which the  $S_1$  are either simultaneous or grouped. That is, we may construct grouped simultaneous, simultaneous simultaneous, and simultaneous grouped carry transmission circuits as well as the grouped grouped circuitry, making use of macro-stages  $\sum_{j}$ . Other possibilities include the construction of hybrid macro-stages in which some  $S_1$ are grouped, some simultaneous, and/or some linear as well as the construction of even larger stages consisting of some combination of macro-stages  $\sum_{j}$ . \* In each case, we might follow the type of analysis used heretofore: after drawing the circuitry, we could construct tables characterizing the carry transformation embodied in the dircuitry and then obtain an empirical formulation of that transformation.

<sup>\*</sup> Note: In the construction of hybrid stages mentioned above, a probabilistic analysis of the carry problem is invaluable in determining the strategic location of the various types of stages along the carry transmission line, so as to facilitate a profitable compromise between rapidity of addition and economy of construction of the

After considering these transformations, we should also note that the speed of computer addition may be increased by a sensing device for the completion of all carries. In the case of an asynchronous parallel adder with addition times varying between  $t_1$  and  $t_1 + t_2$  (as previously considered), this procedure would reduce the <u>average time</u> in terms of the longest expected carry to  $t_1 + \{t_2, (\log_2 n/n)\}$  since the longest expected carry in binary addition is less than  $\log_2 n$  for n bits. This is a rather pessimistic bound for the average time; with forty bits the actual figure is about  $t_1 + \{1, 2, \dots, n\}$ . Into some of our carry transformations are virtually equivalent to sensing completion of carries, and some of them are better. The transformations have the further advantage that there is much less dispersion about the average value when they are used; with carry sensing there can still be from 0 to n carries while with carry transformations  $c_n \rightarrow c_x$  and X is the longest possible carry.

Actually, the two approaches may be combined, in which case the longest possible carry now becomes  $o_X$  where  $c_n \rightarrow c_X$  under the transformation. If the longest expected carry for the system is  $C_E$ , then the transformation sends  $C_E \rightarrow C_j$ , so that  $C_j$  is the longest expected carry in the transformed system. Since  $4 \le 5$  for most reasonable binary computers, the transformation tables included with this paper show what happens when a combination of carry transformation and carry sensing is used; addition time becomes  $t_1 + t_2$  (Cj/n).

### (Note - continued)

circuit. Such an analysis is briefly undertaken in S. G. Campbell's <u>Numerical Analysis</u>, now being prepared for prepared for publication. One particularly interesting result of this analysis gives the probability that a carry will be emitted from any given stage of an addition, whether from origination in that stage or from propagation of a carry originated in some previous stage. Thus, it is shown that, in radix R, adding two n digit numbers with circuitry having each m

Finally, we should like to note that such results as are developed in this paper make it possible to transform immediately any information about ordinary binary carry into equivalent information about any transformed circuit. For this reason, the analysis of carry transformations is quite valuable in approaching the general problem of carry transmission in computer addition.

Some characteristics of some of the carry transforming circuits which we have mentioned in this paper are tabulated below.

(Note - continued)

of the basic addition units combined into a stage S,, with  $\sigma'$  the position variable as heretofore used and i the number of the major stage,  $1 \le i \le n/n$ , the probability of carry emission from the  $(\sigma + 1)$ st unit of the ith stage is

$$\frac{1-R^{m(1-1)}+\sigma-n}{2}$$

Transformation	Longest Possible Carry Under the <u>Transformation</u>	Amount of Equipment
Linear cj -> cj	$\mathbf{j} = \mathbf{n}$	2n fexcl-orf gates 2n fandf gates n forf gates
Grouped cj -> c <sub>R</sub>	R = 2m - 3 + n/m	2n <sup>s</sup> excl-or <sup>s</sup> 2n <sup>st</sup> and <sup>s</sup> n <sup>s</sup> or <sup>s</sup> n/m (m+1)-fold <sup>s</sup> and <sup>s</sup>
Completely simultaneous cj> c1 v 2	8	2n <sup>#</sup> excl-or <sup>#</sup> 2n <sup>3</sup> and <sup>#</sup> n <sup>W</sup> or <sup>W</sup> n(n-1)/2 multi-fold <sup>W</sup> and <sup>W</sup>
Simultaneous stages cj> c <sub>N</sub>	N = l + n/m	2n <sup>n</sup> excl-or <sup>n</sup> 2n <sup>n</sup> and <sup>11</sup> n <sup>m</sup> or <sup>n</sup> n(m-1)/2 multi-fold <sup>n</sup> and <sup>m</sup>
Grouped Grouped cj> c <sub>T</sub>	T = 2n + 2 <b>q</b> -5 + n/nq	2n "excl-or" 2n Sand" n Nor" n(q+1)/mq multi-fold Sand"
Simultaneous Simultaneou Cj — Cy	us V = 3 + n/mq	2n "excl-or" 2n "and" n "br" n(m-1)/2 + n(q-1)/2m multi-fold "and"

$$R(j,\sigma') = j - (m-1) \left[ \frac{j-\sigma'}{m} \right] \quad \text{for } l \leq j \leq n$$

$$N(j,\sigma') = j \quad \text{for } 0 \leq j \leq 2$$

$$N(j,\sigma') = 2 + \sum_{x=2}^{j-1} \delta_{\sigma',x} \text{ for } 2 < j \leq m$$

$$N(j,\sigma') = 3 - \delta_{\sigma',1} + \left[ \frac{j-\sigma'-1}{m} \right] \quad \text{for } m < j \leq n.$$

$$T(j,\sigma',T) = j - (m-1) \left[ \frac{j-\sigma'}{m} \right] - (q-1) \left[ \frac{j-(T-1)m-\sigma'}{mq} \right] \text{for } 1 \leq j \leq n$$

# TABLE 1

Augont l Addond l Carry 0\_\_\_\_ 1\_\_\_\_ (First digit in each pair is the outgoing carry; second is the units digit of the sum in the given position.)

TABLE 2

j = nk	+ p	<b>o</b> = 1	of = 2	•	•	•	•	•	ơ′ = m−1	$(\vec{\sigma} = 0)$ $\vec{\sigma} = m$
k = 0	p = 0 1 2	$\begin{array}{c} R = 0 \\ 1 \\ 2 \end{array}$	R = 0 1 2						R = 0 1 2	R = 0 1 3
	n-1	m-l	m-1	•	•	•	•	•	m-1	m-1
k = 1	p = 0 1 3	m a 3	m m+1 3	•	•	•	•	•	n n+1 n+2	m m+1 m+2
	m-1	m	n	•	•	•	•	•	n	m+m1
k = 2	p = 0 1 2	m+1 3 4	n+1 n+2 4	•	•	•	•	•	n+1 n+2 n+3	n+1 n+3 n+3
	n-1	m+1	m <b>+1</b>	•	•	٠	•	•	n <b>+1</b>	n+n
k = 3	p = 0 1 2	⊞+2 4 5	m+2 m+3 5	•	•	•	•	•	n+2 n+3 n+4	m+2 m+3 m+4
	n-1	m+3	m+3	•	•	•	•	•	n+2	m+n+1
• • •										
$k = \underline{n}_{m}$ -	-1 p=0 1 2	n+ <u>n</u> -3 n/n 1+n/n	m+ <u>n</u> <b>\$</b> m n1+n/m 1+n/m	•	•	•	•	•	m+ <u>n</u> -2 n m-1+n/m n+n/m	n+ <u>n</u> 3 m n-1+n/m m+n/m
	n-1	⊡-2+ <u>n</u>	, 		•	•	٠	•	<b>4</b> 777777797979797	

# m = 4

# TABLE 3

······				
$\mathbf{j} = 4\mathbf{k} + \mathbf{p}$	of = 1	o = 2	d = 3	(0 = 0) 0 = 4
k=0 p=0	R = 0	R = 0	R = 0	R = 0
1	1	1	1	1
2	2	2	2	2
3	3	3	3	3
$k = 1 \qquad p = 0$ $1$ $3$ $3$	4	4	4	4
	2	5	5	5
	3	3	6	6
	4	4	4	7
k = 2 p = 0	5	5	5	5
1	3	6	6	6
2	4	4	7	7
3	5	5	5	8
k = 3 p = 0	6	6	6	6
1	4	7	7	7
2	5	5	8	8
3	6	6	6	9
• • • •				
k = 9  p = 0	12	12	12	12
1	10	13	13	(13)
2	11	11	(14)	(14)
3	12	(12)	(12)	(15)

TABLE 4

		· · · · · · · · · · · · · · · · · · ·		
j=nk+p p∢m	୪ = 1	6 = 2	•••••••••	(d = 0) d = n
k = 0 p = 0 1 2	0 = N 1 2	0 = N 1 2	• • • • • • • • • • •	0 = N 1 2
m-1	2	3		2
k = 1  p = 0 $1$ $2$	ລ ລ ະ	3 3 3	• • • • • • • • • • •	2 3 3
	3	4		3
k = 2 p = 0 1 2	3 3 4	4 4 4	• • • • • • • • • •	3 4 4
m-l	4	5		4
k = 3 p = 0 1 2	4 4 5	ភ ភ ភ	•••••	4 5 5
m-1	5	6		5
k = 4  p = 0 $1$ $2$	5 5 6	6 6 6	• • • • • • • • • •	5 6 6
m-1	6	7		6
•			••••	
•				

TABLE 5

j = 4k + p  p < n	o' = 1	oʻ = 2	ơ' = 3	$( \sigma' = 0)$ $\sigma' = 4$
$k = 0 \qquad p = 0 \\ 1 \\ 2 \\ 3 \end{bmatrix}$	N = 0 1 2 2	N = 0 1 2 3	N = 0 1 2 2	N = 0 $1$ $2$ $3$
k = 1 p = 0 1 2 3	ର ରୁଷ ଅ ଅ	3 3 3 4	3 3 3 3 3 3	2 3 3 3 3
k = 2 p = 0 1 2 3	3 3 4 4	4 4 4 5	4 4 4 4	3 4 4 4
$k = 3 \qquad p = 0$ $1$ $2$ $3$	4 4 5 5	5 5 5 6	5 5 5 5	4 5 5 5 5
k = 4  p = 0 $1$ $2$ $3$	5 5 6 6	6 6 6 7	6 6 6 6	5 6 6 6
•	•	•	•	۵
•	•	•	•	•
•	•	•	•	•
•	•	•	•	•

١

-			チ	- 4			TABLE	6	-	5 = 2		• •	٠
h	k	р	0 = 1	<u>() = 2</u>		• •	<u>ơ = n</u>	<u>र्व = 1</u>	ರ = 2	<u> </u>	ර = m		
0 0 0 : 0	0 0 0 : 0	0 1 2	0 1 2 m-1	0 1 2 m-1	•	•	0 1 2 :	0 1 2 :	0 · 1 2 : m-1 ·	- -	- 0 1 2	•••	• •
0000.0	1 1 1	0 1 2 m-1	m 2 3 m	m m <b>+1</b> 3 ∶ m	-	•	m+1 m+2 • m+m-1	m 2 3 : m	m m+1 3 m	• •	m m+1 m+2 m+m-1	• •	
0000.0	N N N N N	0 1 2 m-1	m+1 3 4 m+1	m+1 m+2 4 m+1	•	-	- m+1 m+2 m+3	m+1 3 4 m+1	m+1 m+2 4 m+1		- m+1 m42 m+3 - m+m		
<u>.</u>	<u> </u>		•	•		<u> </u>	•	4	•	<del></del>	•		
0000.0	q-1 q-1 q-1	0 1 2	m+q-2 q q+1	m+q-2 m+q-1 q+1	•		• m∗q-2 m∗q-1 m+q	m+q-2 q q+1 ;	m+q-2 m+q-1 q→1		• m+q-2 m+q-1 m+q	• •	
	0 0 0 ; 0	0 1 2 m-1	m+q-2 m+q-1 2 3 m	m+q-1 m+q 3 m	•	•	m+q-1 m+q m+q+1 2m+q-2	m+q-2 m+q-1 q+1 q+2 m+q-1	m+q-1 m+q q+2 m+o-1	· · · ·	m+q-1 m+q m+q+1 2m+q-2	•••	
1 1 1 : 1	1 1 1 ; 1	0 1 2 : m-1	m+1 3 4 m+1	m. <b>√1</b> m+2 4 ∵	, ,	• •	m+1 m+2 m+3	"1+q 3 4 "	m+q m+q+1 4 		m+q m+q+1 m+q+2 2m+q-1	•••	
1 1 1 :	N N N	012.,	m+2 4 5	m+2 m+3 5	•	•	• m+2 m+3 m+4	m+2 4 5	m+2 m+3 5	•	m+2 m+3 m+4	•••	••
<u>1</u>	2	m-l	m+2	m+2	-	· ·	<u>m+m+l</u>	m+2	- m+2	• •	• m-m+1	•••	•
: 11:1	q.1 q.1 q-1 q-1	- 0 1 2	q∻ <u>1</u> q+2 m+q-1	m+q-1 m+q q+2 m+q-1			m+q-1 m÷q m-q-1 · 2m+q-2	m+q-1 q+1 q+2 m+q-1	m+q_1 q+2 m+q-1		• m+q-1 m+q m+q-1 • 2m+q-2		
			1										}

ज =+

 $T = \lambda$ 

h	k	р	σ=1	σ = 2	• •	,	o = 1	ರ = ೭	• •	σ = m		••
2222	0 0 0	0 1 2	m+q 3 4 :	m+q m+q+1 4		m+q m+q+1 m+q+2	m+q q+2 q+3	m+q m+q <b>+1</b> q+3		m+q m+q+1 m+q+2		
2	0	m-1	m+1		•••	2m+q-1	<u>m+q</u>	m+q	<b>.</b> .	2n÷q−1	- 、	•••
2222	1 1 : : 1	0 1 2 	m+2 4 5	m+2 m+3 5 m+2	•••	m+2 m+3 m+4	m+q+1 4 5 •	m+q+1 m+q+2 5 m+2		m+q+1 m+q+2 m+q+3 m+q+3		
		••••					•	•			•	•
•	•	•	•	•	~		•	•			•	
3 3 3  3	00000	0 1 2 m-1	m+q+1 4 5 m+2	m+q+1 m+q+2 5 	•	• m+q+1 m+q+2 m+0+3 • 2m+q	m+q+1 q+3 q+4	m+q+1 m+q+2 q-4 m+q+1	•	- m+q+1 m+q+2 m+q+3 - 2m+q	- •	
3 3 3 3 : 3	1 1 : : 1	0 1 2	m∔3 5 6 ; m+3	m+3 m+4 6 ∶ m+5		m+3 m+4 m+5	m+q+2 5 6 m+3	m+q42 m+q43 6 : m+3		m+q+2 m+q+3 m+q+4 2m+q+1		- ,
· · · ·	•	•	````` •	• • • • • • • • • • • • • • • • • • •		•	1 1 1	•		•		• •

 $\begin{array}{l} \mathbf{k} < \mathbf{q} \\ \mathbf{p} < \mathbf{n} \\ \mathbf{j} &= \mathbf{m}\mathbf{q}\mathbf{h} + \mathbf{m}\mathbf{k} + \mathbf{p} \end{array}$ 



Note: because of the similarity of Figure 1 to Figure 3, the carry of Figure 1 is the same as the borrow of Figure 3 for the same inputs  $a_i$ ,  $b_i$ ; hence the  $\cdot$  analysis of this paper applies equally well to both borrow transmission in subtraction and carry transmission in addition, and in general, any analysis of carry probabilities becomes automatically an analysis of borrow probabilities.











DISTRIBUTION LIST AIR FORCE OFFICE OF SCHENTIFIC RESEARCH MATHEMATICS DIVISION 1 MARCH 1957

(ONE COPY UNLESS OTHERWISE NOTED)

### <u>ALABALIA</u>

Commandant Headquarters Air University Maxwell Air Force Base, Alabama

#### BELGIUM

3 COPIES

Commander European Office, ARDC 60 Rue Ravenstein Brussels, Belgium

### CALIFORNIA

Applied Mathematics and Statistics Laboratory Stanford University Stanford, California

Department of Mathematics University of California Eerkeley, California

Commander Air Force Flight Test Center ATTN: Technical Library Edwards Air Force Base, California

The Rand Corporation Technical Library 1700 Main Street Santa Monica, California

Director of Advanced Studies Air Force Office of Scientific Research Post Office Box 2035 Pasadena 2, California

Commander Western Development Division ATTN: WDSIT P. O. Box 262 Inglewood, California CONNECTICUT Department of Mathematics Yalo University New Haven, Connecticut DISTRICT OF COLUMBIA Chief of Naval Operations Department of the Navy ATTN: CPO3EG; Mr. Arthur Kaufman Washington 25, D. C. Human Factors Operations Research Laboratories Air Research and Development Command Bolling Air Force Base Washington 25, D. C. 2 COPIES Office of Naval Research Department of the Navy ATTN: Code 432 Washington 25, D. C. Department of Commerce Office of Technical Services Washington 25, D. C. Director National Security Agency ATTN: Dr. H. H. Campaigne Washington 25, D. C. Library National Bureau of Standards Washington 25, D. C. National Applied Mathematics Laboratories National Bureau of Standards Washington 25, D. C. Headquarters, USAF Director of Operations ATTN: Operations Analysis Division, AFOOP Washington 25, D. C. Commander 2 COPIES Air Force Office of Scientific Research ATTN: SRDB Washington 25, D. C. Commander 2 COPIES Air Force Office of Scientific Research ATTN: SRE Washington 25. D. C.

National Science Foundation 1520 <sup>PHN</sup> Street, N. W. Washington 25, D. C.

### FLORIDA

Commander Air Force Armament Center ATTN: Technical Library Eglin Air Force Base, Florida

Commander Air Force Missile Test Center ATTN: Technical Library Patrick Air Force Base, Florida

### ILLIJOIS

Department of Mathematics Northwestern University Evanston, Illinois

Institute for Air Weapons Research Museum of Science and Industry University of Chicago Chicago 37, Illinois

Department of Mathematics University of Chicago Chicago 37, Illinois

Department of Mathematics University of Illinois Urbana, Illinois

### <u>INDIANA</u>

Department of Mathematics Purdue University Lafayette, Indiana

### MARYLAND

Institute for Fluid Dynamics and Applied Mathematics University of Maryland College Park, Maryland

Mathematics and Physics Library The Johns Hopkins University Baltimore, Maryland

Commander Headquarters Air Research and Development Command ATTN: Technical Library P. O. Box 1395 Baltimore 3, Maryland

### MASSACHUSETTS

Department of Mathematics Harvard University Combridge 38, Massachusetts

Department of Hathematics Massachusetts Institute of Technology Cambridge, Massachusetts

Commandor Air Force Cambridge Research Center ATTN: Geophysics Research Library L. G. Hanseom Field Bodford, Massachusetts

Commander Air Force Cambridge Research Center ATTN: Electronic Research Library L. G. Hanseom Field Bedford, Massachusetts

### MICHIGAN

Department of Mathematics Wayno University ATTU: Dr. Y. M. Chen Dotroit 1, Michigan

Willow Run Research Conter University of Michigan Upsilanti, Michigan

### MINNESOTA

Department of Mathematics Folwell Hall University of Minnesota Minneapolis, Minnesota

Department of Mathematics, Institute of Technology Engineering Building University of Minnesota Minneapolis, Minnesota

### MISSCURI

Department of Mathematics Washington University St. Louis 5, Missouri

Department of Mathematics University of Missouri Columbia, Missouri Linde Hall Library AFTN: Mr. Thomas Gillis Document Division 5109 Cherry Street Kansas City 10, Missouri

#### <u>NEBRASKA</u>

Commander Strategic Air Command ATTN: Operations Analysis Offutt Air Force Base Omaha, Nebraska

#### NEW JERSEY

The James Forrestal Research Center Library Princeton University Princeton, New Jersey

Library Institute for Advanced Study Princeton, New Jersey

Department of Mathematics Fine Hall Princeton University Princeton, New Jersey

### NEW MEXICO

Commander Holloman Air Development Center ATTN: Technical Library Holloman Air Force Base, New Mexico

Commander Air Force Special Weapons Conter ATTN: Technical Library Kirtland Air Force Base Albuquerque, New Mexico

### NEN YORK

Prof. J. Wolfowitz Mathematics Department White Hall Cornell University Ithaca, New York

Department of Mathematics Syracuse University Syracuse, New York Mathematics Research Group New York University ATTN: Professor M. Kline 45 Astor Place New York, New York

Department of Hathematics Columbia University ATTN: Professor B, O. Koopman New York 27, New York

Department of Mathematical Statistics Fayerweather Hall ATTN: Dr. Herbert Robbins Columbia University New York 27, New York

Commander Rome Air Development Center ATTN: Technical Library Griffiss Air Force Base Rome, New York

Institute for Aeronautical Sciences ATTN: Librarian 2 East 64th Street New York 21, New York

### NORTH CAFOLINA

Institute of Statistics North Carolina State College of A and E Raleigh, North Carolina

Department of Mathematics University of North Carolina Chapel Hill, North Carolina

Office of Ordnance Research Eox CM Duke Station Durham, North Carolina 2 COPIES

Department of Mathematics Duke University Duke Station Durham, North Carolina

### OHIO

Commander Air Technical Intelligence Conter ATTN: ATTAE-4 Wright-Patterson Air Force Base, Ohio Commander Wright Air Development Center ATTN: Technical Library Wright-Patterson Air Force Base, Ohio

Commander 2 COPIES Wright Air Development Center ATTN: ARL Technical Library, WCRR Wright-Patterson Air Force Base, Ohio

Commandant 2 COPIES USAF Institute of Technology ATTN: Technical Library, MCLI Wright-Patterson Air Force Base, Ohio

Chief, Document Service Center 10 COPIES Armed Services Technical Information Agency Knott Building Dayton 2, Ohio

### PENNSYLVANIA

Department of Mathematics Cornegic Institute of Technology Pittsburgh, Pennsylvania

Department of Mathematics University of Pennsylvania Philadelphia, Pennsylvania

#### TENNESSEE

Commander Arnold Engineering Development Center ATTN: Technical Library Tullahoma, Tennessee

#### TEXAS

Defense Research Laboratory University of Texas Austin, Texas

Department of Mathematics Rice Institute Houston, Texas

Commander Air Force Personnal and Training Research Center ATTN: Technical Library Lackland Air Force Base San Antonio, Texas Department of Mathematics University of Wisconsin Madison, Wisconsin

Mathematics Research Center ATTN: R. E. Langer University of Wisconsin Madison, Wisconsin