```
            Bernare I. Eeuto Zilog, Inc.
and
Leonard J. Shustek
Stanford Linear Accelerator center and Computer Science Department Stanford University
```

ABSTEACT

A model of high-performance computere is derived from instruction timing formulas, with conpensation for pipeline and cache memory effects. The model is used to predict the performance of the IBM $370 / 168$ and the Amdahl $470 \mathrm{~V} / 6$ on specific programs and the results are verified by comparison with actual performance. Data collected about program behavior is combined with the ferformance analysis to highlight some of the prctlems with bigh-performance implementaticns of such architectures.

* Work supported in part ty the $0 . S$. Energy and pesearch Development administration under contract $\mathbf{E} 1043$ ) 515 .
+ Work done while a visiting scientist at the stanford finear Accelerator Center.

To Appear: proc. Fourth Annual computer Architecture symposium, 23-25 March 1977. IEEE Computer Scciety
1.0 Introduction
1.1 General Goals
1.2 Previous Studies
2.0 The Instruction Timing Model
2.1 The Methodology
2.2 Choice of Factors
2. 3 Overview of the heasurement programs
2.4 The Instruction Timing Formulas
3.0 Verification of the Model
3. 1 Measurenent of Cache Miss Eenalty
3.2 SVC Time Measurement
3.3 The Senchmark Jobs
3.4 Model validation
4.0 Analysis of Results
4. 1 Opcode Distributions
4.2 Instruction Length
4.3 Branch opcode Amalysis
4.4 Branch and Execution Distances
4.5 Opocde pairs
4.6 Pegisters and address Caculation
4.7 Operand Lengths
4.7.1 Lu/smm
4.7.2 Character Instructions
4.7.3 Decimal Instructions
4.8 Cache Effects
4.9 Fipeline Effects for the ..... 470
5. Summary
6. Conclusicn
1.1 General Goals


#### Abstract

One of the most important tasks for a computer designer is the evaluation of a computer architecture and its implementation. As two specific instances of that task, we consider (1) a comparison of the performance of the IBM $370 / 168$ Model 1 and the AMCAHL 470 V/6, which are two machines with the same architecture but different implementations, and (2) an analysis of scre cf the properties of the IRM 370 instructicn set.


The basic goal is to apportion the time spent by an executing program among the various spstem components such as the cache memory, the instruction pipelina and the individual instructions, sc that rescurce utilization and system bottlenecks will appear. This is achieved by using models of the CEU of each anchine uhich also provide estimates of the total CPU times. The total time is important insofar as it is used to verify the accuracy of the model, since the predicted tires are compared to the actual performance of the machines.

The decision to make implementation defendent measures of CPU performance for two members of a specific architecture family has several advantages: (1) Scme of the traditionally difficult problems encountered when comparing
two different architectures are not present, since many confounding factors relating tc parformance evaluation have the same effect on both machines. (2) The success of one of the levels of a complex system can often be measured by the characteristics of the levels below. Perfcrmance evaluation which is close to the implementation level cf a computer gives valuable design informaticn at the architecture level. (3) The speed of collection and the precisicn of the results are greatly enhanced by having tcols that are tailored for a specific instruction set. (4) practical and useful results can be obtained guickly, paving the way for more general studies.

### 1.2 Previous Studies

The evaluation of computer systems from the buyer's point cf view has traditicrally received a great deal of attention. The system software often requires careful and tender tuning, and bottlenecks which can have aramatic effects on performance must be identified and removed. An abundant literature addresses these problems and provides techniques for solution [AGA75].

The computer system designer has similar froblems to solve, but most of the existing literature is not written for his viewpoint. One explanation for this phencmenon is the lack of feedback; users seldom complain about hardware design because they feel that their complaints will have little effect. The result is a scarcity of information for
use by the designer. Most of the studies clesest to this work deal with the collecticn of data on instruction frequencies. The most frequent okjectives invclve (1) benchmark studies, (2) computer design, (3) language design, and (4) general programer curiosity.

Scme studies leave all interpretation tc the reader, and become a useful source cf primary data [GIE, CCN]. The studies most applicable to the corputer desicner's point of view cften provide instruction frequencies, register utilization, opcode pairs, and static vs dynamic frequency comparisons, but little timing or performance information [LUN, FIY, WIN, HAN, AGATB, ANA, FCS7lat]. The language-criented studies have frovided similar information for specific languages, studying the match ketween the language and the machine code to which they must be translated [ALET2, HEN, ALETs].

When their interest is cnly in performance evaluation, vsers have generally been advised to use benchmark runs instead of instruction mixes fased cnly on instruction frequencies. [ARR,SNI]. The use of tiaing information with these instructions mixes is made difficult ty the lack of published information from the anafacturers, in particular for the high-performance machines. (Amdahl is an exception in this regard [AMD]). This has forced users to produce their own documents [LIP, EME]. The manufacturers themselves must have studied these questions, and some


#### Abstract

expurgated papers reveal glimpses of large-scale efforts and sophisticated tools but offer little results [VAN, H0G, MOR].


The previous studies have shown that very few instructions foften four or five) represent 50 of those executed, and a few more (often 20 tc 30) represent 90 . This would seem to justify the idea that a few instructions will account for most of a program's tehaviour and one can neglect instructions whose freguencies are telow a certain threshold. 0nfortunately this applies only to a specific program. No trend has been shown in the importance of instructions, because the instructions which make up the 50, 90\% and 100 groups of a program are dependent on the program, the frogramer, and the language ussd. The only instructions which seem universally important are the branches, which most often acccurt for abcut 15-30 of the instruction counts, but which still show wide variation.

The difficulty with the frequency analysis approach is that for performance evaluation the designer needs information akout the instructione which account for most of the execution time. Attempting to derive performance conclusions from an instructicn frequency list yields poor results because some instructicns can hundreds of times slower than others. Tc ottain acceptatle performance results the designer needs to consider machine dependent variables because they are required for frecise evaluation
of the instruction execution time.
2.0 The Instruction Timing Mcdel
2.1 The wethodology

The models of the cpus used here are based on the instruction timing formulas available frof the manufacturers documents which describe their computers [AMD. IBM]. These documents sometimes sacrifice details for ease of exposition (which is nct to say that they are easy to read!) and represent only the kest efforts of an engineer to describe the existing machine. (In deriving the model for the Amahl machine we were quite fortunate to get some help from the designers.)

The programs to be measured were traced in user state, and all the informetion required to compute the instruction execution time from the formulas was collected. A reccrd was made of counts of occurrences values of instruction variables used in the formulas, and information about memory performance. Typical variables depend on the specific instruction but may also depend on the implementation details. For example, the number cf bytes moved is implementation independent, tut measures cf pipeline interlocks and timing delays are not. Scme variables depend on instruction environment and therefore require information about instruction pair and triple distributions.

Two priarary constraints caused us to trace only user-state instructions. (1) Iracing system scftware, with the attendant performance degradation of at least 50 to 1 , would modify operating system kehayior in timing dependent I/O sections. By tracing only in user mede, which is tasically not speed dependent, we eliminate a source of error which would necessitate a complicated interpretation of the results. (2) Tracing the cperating system introduces a large number cf problems invclving the recording of the trace data. cne standard solution is the use of samples rather than complete traces, but then the verification of the predicted cef time is nearly impossible.

Since the timing formulas do not include the effects of
 machine. The cache penalty is added to the instruction execution time to obtain the expected prograf execution time. To verify the model the expected time is ccmpared to the operating system accounting time corrected to conpensate for the differences between the $m \in a s u r e n \in n t$ methods.

The effects of instruction interaction, which can generally be attributed to pipeline rescurce interlocks, are rather explicitly accounted for in the Amdahl formulas. For IBM, however, the pipeline effects seem to have been averaged into the formulas in a way which was not clearly indicated. This was a fotential source cf difficulty, but the effort required to obtain this information from the
logic diagrams and microcode listings was prchibitive, and unjustified when an error of a few percent is acceptable.

The techniques used here are much more complex than benchmarking, but not as costly as total hardware simulation. The tools are general encugh so they can be -and have been -- used for ctrer studies. The importance, however, lies in the ability to change the $\quad$ odel variables to reflect proposed changes to the existing hardware and to accurately predict the performance effects of those changes.

### 2.2 Choice of Factors

The development of the CFO model has been greatly influenced ty the idea of an evclvirg system of tools.develofment by successive refinement. A crude model and simple tools were first assembled and by successive iteration new tools, new measurements, and a more refined model were designed. We thirk this apprcach reduced the number of false starts and the elapsed time of the whole study by allowing us te ccncentrate quickly on the most important factors.

The CPU model used is an intermediate one between full simulation at the hardware register level and a machine-independent representaticn of performance. The decision to include some factors and exclude cthers was based on our estimation, often supported by experimentation, of the effect of those factors on the final results. Some
of the justification for the decisions are presented below．

The accuracy of the model is suppcrted by the watch tetween the program execution time as predicted by the model and the same time measured by the cperating system during actual runs．Ferformance evaluation by benchmarking is repeatable cnly within $2-3 \%$ because of the large nu⿴囗十⺝丶 of uncontrcllable variables，and this therefore defines the required precision of the model．

An examination of previously publisted instruction frequencies might suggest that the more freguent instructions are those whose duration is constant and therefore do not heavily depend cn execution variables like the length of operands．If this were true，then those variables could re set to program－independent values whout introducing a significant errcr in the result．To test this hypothesis，the program which ccafutes execution times was given three sets of execution variables with wich to predict program running time．Cne was a frogrammer＇s best guess of the true values，and the cther two were the smallest and largest extremes which could realistically be expected．The results showed that an instructicr could jump from $4 \%$ to $50 \%$ of the total time depending on the value of its variables with all others remaining the same．This is an unacceptatle error，especially since errors in the variables for many instructions could combine to form large systematicerrors．Most of the variables which affect
execution time were therefore measured exactiy or estimated from related measurements.

The predicted execution time is composed of the aggregate instruction timing results and a penalty for cache memory misses. The aggregate instruction timing results have already taken into account the instruction counts and tasic execution speed, as well as the pipeline interlocks. The cache miss penalty depends on the reference pattern cf the program, the cache organization, and the data flow pattern within the machine. The two machines differ rather markedly in these respects: the $370 / 168$ uses aligned doubleword (8-byte) accesses and an associative set size of 8. while the 470 accesses unaligned fullwords (4-bytes), uses a set size of 2 , but has the safe total amount of data (16k bytes). There are also rather significant differences in the amount and type of instruction lookatead performed. To accurately measure the cache penalty, the trace analysis program has a detailed sinulaticn of the cache are instruction fetch mechanism of toth machines.

Although cache memory miss ratios are known to be low [MPR], it is easily shown that the contribution of the time penalty for the $x i s s e s$ is toc large to fe neglected. If the שiss ratio is 5 昭, with a 480 nsec penalty for a miss, 2 memory requests per instruction, and an average instruction execution time of 300 nsec Ireasonalle values for the 370/168) then the time for the cache $\quad$ isses represents $16 \%$
of the execution time.

To other cache organization features must be considered in the cache penalty correction. For inm, stores always access main memory ("store-throogh") which may cause extra delays. For Amdahl, there is an extra cenalty when a 4-byte access crosses a cacte line koudary. These and the other cache corrections are not attrituted to the instructions which caused them, rut rather accumulated separately.

The executicn time reported by the oferating system includes all user-state and some supervisor-state instructions [BEN], wereas the trace program measures only user-state instructions. The time attrituted to these superyisor-state instructions executed in tre processing of user-initiated supervisor calls (svcs) must be suttracted from the reported CPU time. Measurements were made of the charged time for all the relevent $5 V C s$ as the progams were traced. The correction is very significant for almost all programs, since both the number ard cost of the svcs are high. For the 168 , for example, the time charged varies fron 107 usec for an $I / 0$ operation to 26 wsec for opening a file.

Although the $S V C$ time correction could have been measured for the original benchmark frograms, they were somewhat modified in view of the sutstantial correctior required (as wuch as 20\%). Whereyer fossible the number of

I/0 operations nas reduced by increasing the file blocking factors, but we did not otherwise alter the cperation of the programs. Despite this effcrt, the sVC time correction remained the factor which introduced the largest error in the measuremerts. We also added a FoFTBAN numerical analysis program from which the $I / C$ parts were excised, so that few supervisor services were requested.

Since supervisor-state and user-state instructions share the same cache there will ke scme displacement of the user's "working set" frcm the cache in resfonse to an SVC, which will manfest itself as a lower than ncrual hit ratio When the user's program is resumed. An unpublished note by Rossman suggested that this would have a signisicant effect [EOS]. To verify this we simulated the cacte activity for one job with a large number cf SVCs first aseuming a 100\% cache flush for each sVC, and then again with ro flush; the number of cache misses changed ty a factcr of 10. Measurements showed that the actual fraction of the cache displaced ty an suc varies frea 0.16 to 1.0 , and that almost all non-trivial requests completely replace the cache.

Interrupts wich occur during the execution of the program do not account for a significant increase in accounted tine (since the user-state ced tiner is disabled during interrupt processing) but there could be an effect due to cache displacement caused ty the interrupt routine. On a heavily loaded machine interrupt rates as high as 4000
per minute are common representing 16.4 ms of extra time (1.7\% for IBM) to completely refill the cache for each second of CEU time. Since most cf those interrepts are due to other jobs, this effect was reduced to a negligitle level ky running the jcb on on otherwise idle system, so that only the few interrupts caused by the tenchmark jobitself could cause interference. This is urlike the svc correction for Which no change in the number of cache flushes is possible simply by contrclling the envircnment of the benchmark run. Similar calculations for the effect of channel I/O transfers to memory show that they have even less effect on cpu performance. This is true both for IBN, where the channels transfer directly to main memory and invalidate corresponding cache entries, and for Andahl, where the channels transfer into the cache.
2. 3 overview of the measurement frograms

An interpretive trace program (TFACE) generates a record for each usermstate instructicn of the measured program. The record contains the instruction type, memory addresses referenced, and the cther required informaticn. These records are processed by a trace analysis program (ANALYSIS) which generates instructicn conts, variable values, and memory access statistics such as cache memory miss counte, which are stored in a sumary file. In order to avoid saving massive amounts of intermediate trace information (25 megabytes per traced second), the face and

ANALYSIS programs execute as coroutines. The combined cverbead of the trace and trace amalysis prograits amounts to 300. seconds per second cf real time. This ccmpares favorably to cther more detailed hardware simulaticns, where the overhead has been as high as EOCC seconds per second of real time [VAN].

The summary file is converted into a count file by an intermediate program (CONVERT). The count file contains all the information required to compute the timing formulas for both machines condensed intc about 500 numbers. An instruction statistics program (INSTAT) uses the count file and files of encoded instruction tiaing formulas tc produce the final timing and performance information.

We devised several test prcgrams for verifying the formulas and understanding the measurement factors. A general instruction timing program (ITIMEF) was designed fcr precise measurements of instruction times, cachememory miss penalties, SVC times, and the effects of sucs on cache memory contents.
2.4 The Instruction Timing Forwulas

An instruction may have several tiring formulas associated with it, corresfonding tc different modes of execution. Each individual timing formula may depend linearly on the variables the most ccmen case) or have a more complicated dependence. In general, three types cf
linear formulas are encountered.

Some timing formulas reduce to a constant, and often only coe formula is associated with an instructicn. Examples of this case are most register-tc-register arithmetic or logical instructicns.

ADD REGISTE日 IEM .C80 usec
Amdah1 .C65 usec

Many formulas have a simple linear defendency on execution variakles. An example is a Load Multiple (LM) instruction which can be expressed as
Load Multiple IEM .E20+.C80*R usec

Amdah1 . C65+.065*R usec

Where $R$ is the number of registers loaded.

Some formulas may involve variatles which are concerned with the general environment cf the instruction. These are often measures of the effect cf pipeline interference which causes a delay in the executicr of an instruction. Examples are the Amdah1 variables $S 1$ and [MD. S1 acccunts for scme cases of pipeline interlocks, anci ranges frem 0 to .065 usec depending on the "number of execution cycles attrikutable to the three wcrds of the instructicn stram fcllowing the instruction cf interest" [AMD]. [WD, which is either 0 or . 0325 usec, compensates for the cccerrence cf a dcubleword result instruction before the subject instruction, because
the machine is fundamentally single word orierted.

Store (ST) Andahl $\quad$ ( $65+51+[\mathrm{HD}$

When several formulas are assceiated with one instruction, each formula applies cnly to a specific case of its execution. For example. the Move Character instructicn execution formulas depend in iafortant ways on the degree of overlap of the two cperands. The different cases involve not only different coefficients tut often different variables.

| Move | IBM | $.7604 .040 * E$ usec |
| :--- | :--- | :--- |
| Character | $.640+.240 * E$ usec | (no overlap) |

(MVC)

```
Amdahl.195+51+.130*WB+MV usec
    where hv = .130*| fncecterlap, or
                                    overlap>J2 Lytes)
    MV =. 1625*W (3<0verlaE<=32 bytes)
    MV = . 130*E (1<0verlap<=3 lytes)
    MV = .195*E (overlap=1 byte)
and where }B=\mathrm{ number of tytes moved
    m = number cf words moved
    WB = number cf tytes wrich must be
                moved to have the destination
                field cn a worc touncary when b>63.
```

For all the individual linear formulas, we reed only accumulate the counts and average variable values for each of the timing formula cases.

0nfortunately, some fcrmulas are not linear in their variables. Iypical examples are the decimal arithmetic instructions, were the duration depends on the product of the lengths or the average value cf the digite used. For these we compute the appropriate products of variables at the time the program is analyzed, and average these values for use by the cther programs in an equivalent linear form. These cases cf non-linear formulas are sufficiently infrequent to justify this special treatment, but the effect on timing values is too important to ignore them. A simpler approach would assume that the frcauct $c f$ the averages is a sufficient estimate of the average prcduct, but the potential error is great.

The formulas are encoded as a string of records, each corresponding tc the coefficient cf a term in a sutcase of a timing formula for a particular instruction; there are a total of 3200 variable names and ccefficient values. A numbering and naming schere was devised that allows variables wich are common to many formulas to ke propagated to all approfriate places, $a s$ mil $a s$ giving individual identities tc variables which are more specific.

### 3.0 Verification of the Model

### 3.1 Measurement of Cache Miss Fenalty

Although cache miss penalty infcrmaticn is available from the manufacturers, it was difficult to interpret precisely what the effect crinstruction time is. Since measurements are not difficult ard tre correction could be significant, the values were verified experimentally. To determine the cost of a cache miss, a test frogram simply fills the cache with known cata. A seccrd locp is then timed, in which either the same data is relcaded, or new data displaces the old. The difference in time between the two versions of the second lcop, divided by the number of cache misses caused by the locp which disflaces the data, frovides the cacte miss time. Tte value fcund for IBM is 480 nsec, which is not inconsistent with information from the hardware manuals. For Amdahl, cacte misses are found to cost 650 nsec, which also agrees with informaticn from the designers.

Once the cache miss penalty is establisted, the effect of a supervisor request on the user cata in the cache can be measured easily, In a similar fashicn the cache is filled with known data, the svc is issued, and the cache is refilled with the same data. The second locp is timed, and compared to the identical locp when the svC is nct present. The tive difference divided ky the cache $u$ iss penalty gives the number of cache lines that were disflaced ty the syc. Note that the second loof must fill the cache in the
opposite order from the first locr, otterwise the ifu replacement algorithm would cause tre criginal cata to be removed instead of the data added by the svC. Table 1 shows the fraction of cache displacerent for scme of the more common supervisor requests.
one of the most interesting differences of implementaticn tetween the two machines is the effect of data stores on the cache. The IEM affroach is to always store data directly into main memory, and to update the cache only if the line already exists. The amdahl rachine updates the cache line if the data is fresent without storing into main memory. If the cata is not in the cache, the line will be read frcil wemcry. If the replacement algorithm must remove a line which was modified in the cache, the memory is updated at the tire treline is replaced. The $I B M$ method, called "stcre-thrcugh", has often been criticized tecause it requires a main memory access for all stores [KAP]. Although the stcre can proceed in farallel with subsequent instructions, any subsequent main memory accesses must be suspended until the uemory beccmes available. Since the timing fcrmulas do rot explicitiy account for this effect, it is impcrtant tc determine its magnitude.

There are three factors which coatine tc ainiaize the cossible deliterious effects of the store-through pclicy used by IBM. The first is that the mexcry is crganized with
four-way interleaving of adjacent doublewords, so that consecutive stores may well reference sefarate femory banks. The second is simply that rased on the caccde pair distribution we have accumulated, consecutive instructions Which store data intc memory are relatively irfrequent. The third is that even for pairs of such instructions, there appears to $k e$ a level cf buffering for data that must be written to main memory, at least for the case when that data is also in the cache. A penalty appears only for the third consecutive store, and then is 360 nsec. The full write cycle time peoalty of 640 nsec ccours crly for the fourth and subsequent store. These factors are sufficient to justify not including a difficult-tc-compute corfection for store-through writes.
3.2 SVC Iife Measurement

As previcusly discussed, the ceo time charged for svcs was measured in crder to be atle to correct the time given by the operating system. The tife charged for each svc is cften large and varies from frcgrall tc frcgram even for the same svc type. To account for these variations we measured the time charced to the user for each svc as the benchmark programs were being traced. The svc correction computed by suming the measured sVC tifes is therefore guite accurate for the 168 because it was the aachine $u s \in d$ for the tracings. For the 470 , the timing frcgram ITImef was used to give estimates of the average svc costs. This latter
method does not take into account the variaticn frcm progran to program and the svc corrections are uuch less accurate than for the 168. Table 1 shous the time charged for some important sVCs averaged over all fregrams.

It is interesting that the time charged for supervisor services is cften comparable tc what would be required if there were no operating system. Fcr I/O operations, previous measurement have shown that the hardware $1 / 0$ instructions (SIC. TIO, etc.) are incredibly expensive: 100 usec is not unusual [JAY]. This is tc ke compared with, for instance, the measured charge of 107 usec for the reguest to the operating system for an $1 / C$ ceration. Note that both cf these are more than two crders of $\begin{aligned} & \text { agnitude larger than }, ~\end{aligned}$ for example, the 0.61 usec needed for a double precision floating point multiplicaticn. It would seem that improvements in the arithmetic units cf computers have not been accompanied by similar improvements in the $1 / 0$ interface despite the existence of $1 / 0$ chancle.

### 3.3 The Eenchmark Jobs

The results presented here are derived from the analysis of seyen benchmark jots wiften at SIAC. Except for one (IINSY2) they were all froducticn jots written for purposes other than performance evaluation. To avoid tiasing the results with artifacts from sfecific languages cr programs, we furposely chose the three most used language compilers and programs compiled ty them.
(1) FOETC is a compilation ty the IEM Fortran-H optimizing compiler.
(2) FORIGO is the executicn of the FCRTEAN program compiled by fCRTC. It is a numerical analysis frogram which solves partial differential equaticns.
(3) ELIC is a compilation ty the IEMEI/I-F ccapiler.
(4) PL1GO is the execution of a EI/I frcgram which accumulates and prints accounting summaries frof computer vse informaticn.
(5) COBCIC is a compilation ty the IBM ANSI Standard COBCI CCOPiler.
(6) COBCIGO is the executicn of a COBCI program which reformats and prints computer use accounting infcrmation.
(7) IINSY2 is the execution of a FCRIFAN subroutine which sclves largemorder simultaneous equaticns. No I/0 is done.

Table 2 sumarizes scme characteristics of the benchmark jobs.
3.4 Model validation

Verification kasically consists cf comparing the time predicted by cur model fcr each benchmark jot with the corrected real execution time. The time predicted for each
benchmark, Tpred, consists of the fcllowing terme:

Tins, the total time fredicted from the timing formulas, which does not include the cache miss penalty.

M Tmiss, where M is the number cf cacte uisses as reported by the cache simulator, and Tisis is the cache miss penalty. The number of cache $\quad$ isses includes the effect of SVC execution on the cache contents.

Tcross, the time penalty, fce Amohl crly, paid when references te the cache cross a line touncary. The penalyy is two cycles (. 065 usec) for reads and three cycles (.0975 usec) for writes, and is computed using numbers provided by the cache simulator. Virtually all the penalty arises from instruction fetch, since ncne of the frograms access unaligned data. There is nc equivalent penalty for JBM because its larger instructicr tuffer prefetches encugh so that two successive doublewords can ke accessed without introducing an additional delay.

The corrected time for the actual executicn, Trun, consiste of the following teras:

Tacc, the time as given $k y$ the stanora IBM accounting routines.
-Tsqc, the time attrituted tc the user for the execution of all the superviscr calls, wich must be subtracted from Tacc.

Table 3 provides the values for each of these times for each of the benchmarks. For Tfred ard Irun, the relative percentage of each of their componente is giver. The absclute errcr, Trun-Tpred, and the percent error, (Trun-Tpred)/Trun, appears on the last lines. The verificaticn rrocess foints tc large discrefancies between raw execution speed (Tins) and tte speed as perceived by the user (Tacc).

The results for $I B M$ are generally extremely gccd; for all except one program the differences tetweer the fredicted and actual running time are less than $2 \%$. The agreement for Amdahl is not as good, but we attrikute most of the errcr to the crude $u$ ethod for reasuring the syc time correction. A factor of two in the the SVC correction, which is certainly conceivable when an open as measured on the 168 can vary from 6 to 33 msec, could easily account for all the the error.
4.0 Analysis of Results
4.1 opcode Eistributicns

It has been observed rany tifes that very few opcodes account for most of a program's executicn. The copoic frogram, for example, uses 84 of the available 183 instructions, but 48 represent 99. C8 of all instructicns executed, and 26 represent 90.28 . Table 4 gives the
cpcodes which account for at least $50 \%$ of all instructions executed for each of the benchmark jors. In additicn to the frequencies of execution, the table gives tre fraction of execution time attributable to each of the instructions listed. Note that it is commer for an instruction to have a ratio of 2 to 5 in executicn tife percentage versus execution frequency. For example, the "Hove Chararacter" (MVC) instruction in the COECIC job represerts 3.92券 of all instructions executed, but accounts fcr 14.97\% cf IEM execution time, and 16.47\% of the Amahl execution time. In contrast, the "load" (I) instructicn in the coeclgo job represents 16.58 of all instructions executed. tut accounts cnly for 1.65 of IEM execution tire, and $1.57 \%$ of Amdahl execution time.

The most commonly executed instructicns are cften not the ones which account for nost of the execution time. Table 5 shows the instructions which, for each of the programs, represent at least so of the execution time. Scme of the more exotic and many of the variable-length instructions of the 370 architecture now demenstrate their influence: Divida Lecimal (DF) accounts for 18.65 of the Amdahl time for ccbcigc, and Translate and Iest (TBT) accounts for 5.38 of the $1 B$, tire for $f 11 C$. The particular strengths anc weaknesses of the implementations are apparent; the Amdahl implementaticn of $D$ suffers in comparison to IEM (FCETGO), whereas IEM fares rather poorly cn STM. Certain dips in performance are clearly evident.
and two such examples appear in COBCLC. The Execute (EX) instruction, which the Amdahl designers expected not to be important, is a particularly ctoicus frchlem, and has been noted before [EME]. The Exclusive or character (XC) instruction, wheh accounts fer e. 319 of the executicn time, is almost always a case of overlap discussed in section 4.7 , Which IEM optimized but Amdabl did rot.
4. 2 Instruction Length

The 370 architecture has three instructicn lengths: 2 , 4. and 6 bytes, which loosely correscond to register to register, register to memory, and menory -to memory instructions. Table 6 gives the fraction cf each type encountered and the average instruction length. The average instruction length does not vary considerably frem frogram to program the range is 2.92 to 4.49. with most programs around 3.6 tytes. The crly excertions are tre cobol programs, for which 6-byte stcrage to storage instructions predominate. and the LINSY2 program, for which 2-byte register to register instructicns predcuinate. Although the average does not vary consideratly, the proportion of $4-b y t e$ instructions varies from 46 多 tc el\% and sinilarly 2-byte instructions vary from 15\% to 60\%. The highfracticn of 2-byte instructicns for LINSY2 results from the fact that most of the instructions executed are part of a short $(26$ tytel inner loop that was highly optinized ky the compiler.
4.3 Branch Opcode Analysis

Por most frograms studied, kranch instructions represent a considerable fracticn of all instuctions executed (usually 15\% to 30 \% . In five of the seven frograms traced, at least cne of the tranch instructions (usually the simple conditioral kranct $E C$ ) appears in the 50\% group.

In Table 7, the column marked $\%$ ccunt' indicates the fraction of all instructicns executed that were potential branch instructions. The column rarked '\% success' which follows, shows the fraction of thcee fotential franches that were successful. In the 370 architecture there are two classes of branches: unconditicnal branches, and conditional tranches whose success depenas on values at execution time. Each class contains roth successful and unsuccessful branches. The criy orusual subclass is the unconditionally unsuccessful tranch, which is a no-cp instruction. The second fart cf Iakle 7 shows the fraction cf branches in each of these forr subclasses as a fraction of all potential branches encountered.


#### Abstract

Branch instructions can create difficulties for pipelined implementations cf ccafuter architectures. The instruction fetch mechanism is cften a stage in the fipeline which is independent of the instruction decoder, and therefore does not recognize ranch instructions. A naive implementaticn results in a large number cf unnecessary


instruction fetches fcllowing a rranch instructicn, since the recognition of the need to fetch instuctions from the tranch target ccues too late.

To address this problem the 168 has a rather sophisticated mechanism ky which roth tre instructions following the potential tranch and the instructicns at the tranch target are fetched intc two sefarate sets of instruction $k u f f e r s$. Althcugh tte fractior of success for potential branches seems to $k \in$ a fairly consistent 60-80 table 8 demonstrates that it defends teavily on the particular type of tranch instructicn. The designers of the 168 accounted for this fact ky having the instructicn fetch mechanisf use tha specific cpccde of the ranch tc estimate the likelihocd cf success.

In contrast, the 470 simply treats kranch inctructions as if they had memory operands, and uses the neral memory operand fetch mechanism to fetch the first twc words at the kranch target location. Dipeline complexity is minimized by having the execution unit deteraine the results required for conditicnal branches as early as fossitle. This is consistent with the very successful philosophy of the amdahl designers to keep the pipeline as simple as fossible. Since we generally find that kranch instructions represent a smaller percentage of the executicr time for the 470 than the 168 , it appears as though the decision to use a simpler mechanism was a good one.

### 4.4 Branch and Execution Distances

One of the comen criticisms of the 370 architecture involves the atsence of frcgram-ccurter-relative branch instructions. table 9 is a typical ranch distance distribution which supports this attack. since $75-85 \%$ of the branch distances are within 2048 tytes cf the program counter. Tte displacement cf 12 bits used in $B X$ branch instructions could therefore bave been used for most branches so that base registers would fave keen unnecessary for most program references. The fact that 50-60\% cf the branch distances are within 128 kytes of the program counter indicates that even an g-bit disflacement could ke used to considerable advantage.

Although 95-99異 of the lcrger branch distances are Within 32 K Eytes, there are still a sutstantial number of longer branches (8M kytes anc akcue) refresenting calls to supervisor routines far from the user's frcgram area.

Most programs show few imfcrtart feaks in the tranch distance distribution corresfonding to the important program loops. Note that the asymmetry arcund the prograf counter is not sufficient to justify other than a symetric signed displacement for relative kranch instructions.

Table 10 shows informaticn related to execution distances, which is defined to te the number of bytes of
instructions executed tetween successful branch instructions. The last column gives the equivalent distance in number of instructions, ottained ty dividing the average execution distance by the average instructicn length for that program. It would seem to ke a reasonatle estimate of the true average number of instructions tetweer successful branches.

Eor most programs, the average executicr distarce is surprisingly small lless than 32 bytes, which is the cache line size) but the standard deviaticn is large. There are often isclated peaks for relatively large execution distances (see Table 11). With the exception of the ELIGO Erogram, which has the highest average execution distance, 779 to e5\% of execution distances are less than s2 bytes. Distances $1 e s s$ than 16 bytes acccunt for $40-60 \%$ of the execution distances. This tends to justify tre choice of 32 bytes for the linesize of the cache co both machines, at least as far as instructicn fetch is concerned. This is also consistent with clder designs for instructicn fetch buffers, such as the IEM $360 / 91$ wich tas a 64 byte instructicn stack.

```
4.5 Opcode Paire
```

The measurement of opcode pair frequencies confirms that the overail frequency of an cecode is not independent of the surrounding instructions. Eair ccorrences are also important in perfermance analysis tecause of pipeline
interlocks and cther miscellanecus issues such as memory store-through. Table 12 gives the five most frequent cpoode pairs for each program. It is not unccumon fer the measured frequency of those pairs to ke 4 to 9 times greater than the product of the individual cpoode frequercies.

An examination of the frequent cpcode fairs fails to discover any pair which occurs frecuently enough tc suggest creating adaitional instructions to replace it. Many of the instruction fairs which do occur frequently are those that When combined would save crly cne cpcode field since the cther instruction fields would still te required. Examples of this nature are test or compare instructicns followed ty conditional branches (TM/BC, C/EC). Nany cther frequent pairs are artifacts of the frogran structure; a simple example is the pair which consists cf a loop branch and its target instruction. Alexander [AIETE] $x \in n t i o n s$ the load-branch pair as an extremly frequent cne for the XFI compiler (L-BC is $12.4 \%$ of tle count). We find no pairs With such high frequencies, and in farticular find the load-branch combination to be significant cnly in two of the seven programs. Frequent fairs often result from peculiarities of software conventicns; the surfoutine-call instruction (BALB) is often fcllcwed ty the unconditional tranch (BC) tecause the first instruction in almost all subroutines is a tranch arcund the name cf the program. For the forge program, the extra kranctes (which could be
easily eliminated $k y$ putting the rame before the first instruction of the subroutine) cost $0.70 \%$ cf the execution time of the entire prograx. many of tte picgrams bave a similar extra cost of ketween $C$. E男 and 1.0 due to the same convention.

The distinction between the distrituticn of instruction fairs executed and the static distiruticn of instruction pairs in the program text should fe carefully made. our results do not contradict findings kased on static analysis [FOST1a, $\operatorname{HEP}]$ that certain fairs cf instructicnsmight be frequent enough to justify replacemert ty a single instruction tc improve code density.

### 4.6 Eegisters and Address Calculaticn

The 370 architecture expresses addresses as the sum of a 24 bit base value in a register with a 12 tit displacement in the instruction. Scae instructions allow an additional 24 bit quantity in another register to ke used as an index. In all cases specification cf register 0 for the tase or index indicates that a value of zero is tc be used in lieu cf the contents of the register. Ihe hardware dces nct distinguish between registers which cortain addresses and registers which contain index values, so the interpretation of statistics about base and index register utilizaticn are difficult to relate to the frcgram crganization. Nevertheless infcrmation about the ccourcence of $z \in r c$ in the register fields can be easily interfreted. Takle 13 shows
that it is very infrequent for instructions to specify the use of both index and base registere. Except for the frogean LINSY2. which is kncwr to have mary array references, 80 to 95 of the indexad instructicns do not use both base and index registers. A reorganizaticn of the 370 addressing modes could prcfitatly incluce a non-indexed mode in which the space saved is used for a longer displacement.

The distribution of register utilization for address calculation shows that no more than $\quad$ registers account for most of the use. The ctters are used fer address calculation less frequently, or are used for program accumulators.

### 4.7 0perand Lengthe

The TBACE frogram accumulates the distribution of the lengths of all the operands fcr instructions for which the cperand lengths are not implied ty the opcode. These operand lengths are either fixed and defined in cther fields cf the instructions (like the number of registers cpecified in the load Multiple instructicn), cr are data dependent Aike the number of bytes which ast be referencea before an inequality is detected in a confare character instruction). These variables are required tc calculate the instruction execution times.

For the purposes of exfosition we have divided the
variable operand length jestructicrs intc these classes: (1) the multifle register load and store instructions (IM and STM), (2) the character maripulaticn instructions, likg Move Character (MVC), and Ccapare Character (CLC), and (3) the decimal arithmetic instructicns like Add ecimal (AE).

### 4.7.1 Liv/5TM

The stu and LM instructions save and lcad a cotiquous set of registers designated ky a startirg anc ending register. From cne to sixteen regietere may be acved by a single instruction. Table 14 stows a typical distritution (from Forigo) ce the number cf reqistars stcied and loaded. It is comion for there to ke two feaks. crefor a low value of about 2 to 2 registers for accessing data stcred in consecutive xcrde, and another at a higb velue cf 11 to 15 registers for saving and restorirg registers across procedure calls. The Li and STy are nct veed symatrically: for a given number of registers loadsd or stozed the frequency counts are often guite different. For treforpo program, the average number of registere véd for sty is 13.23, and for $L$ is 5.99 . Fcr toth machines, the marginal cost of storing one more register is smaller than the execution time of a load cr stora instructicn, tut there is a higher cverhead for starting each instructicn for Ip, than for Amabl. In toth cases it is faster to use sfveral store cr load instructions when 3 cr fewer recisters are involved. Eespite the fact trat these instructions are never among the
most frequent, they contripute much mocre to the cou time than their frequency would suggast tecause of their long execytion time. For the fertec pregrau for exarelf. the $0.67 \%$ of instructions which are sw account for f.eb* of the IEA execution tima and $4.59 \%$ ff the Adahl executicn time.

### 4.7.2 Character Instructicns

The second group cf stcrace-to-stcrage instructions are those which sfecify a scurce and destination lecatior for a character string and a single length for teth operands in the range 1 tc 256. Cne of the characteristics of these instructicne that makes their implementation very difficult is that overlapped operands are alloned ard must te treated akyte at a time. This allows for example, a single tyte to re prepagated throughout a string by a $\mathbb{C o}$. irstructan whose destinacion address is cne greater thar the scurce address since th fields are frocessed left tc right. Icuer performance machines in the 370 family implement these instracticns in all cases by frocessing each kyte individually, kut for high performance machines this would ke tcc slow. Therefore both computers extitit execution speeds fer the non-cverlapped cases which are much higher than that for cuerlapped. Fcr the IBM hove Character instructicn, for example, the non-overlapped case takes 40 nsec per kyte incued, but 240 recc per kyte of overlapped acve.
on johs for which wVC is a frequent instructicn (EIIC and cobcic) we find that the ncroverlapeed case cccurs about 5n times more freguently than the cuerlaffed case. However, the average number of kytes acved is less than for the nonoverlapped move, and greater ther 50 for the cverlapped move. The result is that the 2 多 cf the Mucs which are cverlapped are responsible for 20 of the total My tipe.

The overlapped MVC instructions are usec frimarily to fill a work area with a specific charactar, and are frobably most used tc initialize I/C kuffers. This is confinmed ry the paks near 80 and 133 whicb corresend tc card and line printer buffers. For programs whict don't ctherwise use F ve fut still do $I / 0$, the cuerlaped case is an even highar fraction of all cccurrences of MVC. For FCBTC, for example,


Table 15 is the distributicr of ckerand length for uvC instruction in foric. It is refresertative of the other dietritutions in the presence ce large fegks for small values, and an overall average of 10.06 tytes. Since the startup overhead for these instructions is large, there is almost always a less expensive way to do tre equivalent cperation for a eabll number cf kytes. For cos byte, a IC/SIC combiration takes less thar talf the time"of a cne-byte wuc cn toth machines.

Most of the other instructicns in this variable cperend class are much less freguent then $v V C$. Ameng trem are the
instructions for which the nurter cf kytes processed may te much smaller than indicated in the instructicr, such as compre character (CIC) and Iranslate and Iest (TAT). For these instructicns, the aistrikution of the lergth specified in the instructions is a pccr ircicatce cf tes length actually used. A typical exartles is CCBCIC, whete the average clc instruction specifies 4.5 . fytes, but an average cf only 1.744 bytes are examined ty the hardware.

Another instruction of note is tre Exclusive or Character (XC) which is predcainately used in total cyerlap acde in order to zero fields. This tact was used to advantage in the 168 , where the total cueriap case is specially optimized to be 15 times faster tran the cther cuerlap cases. This was nct dcne for the 470 . which explains that yc accounts for 9.6 of tre coroic program for the 470 . fut ciny $3.0 \%$ for the 168 .
4.7.3 Decimal Instructicns

The third group of stcrage-to-storage instructions consist primarily of those for decial arithretic. They appear in significant numbers coly in the cczcigc program. For that program, however, they accourt for $26.29{ }^{2}$ of the count, and represcnt 66.30 ef the IEM extcution time and Eu. 30 of the Amiahl execution tige. These instructions can vary in execution time ty as much as 15 to 1 dopenting on the operand lengths, but te larce execution time arises
despite the fact that relatively short cperans are common. Most operarde arg 2 to 6 kytes long even trough the maximum possible is 16. The average executicn tife cf tre Eivide Decimal (DF) instruction is about 15 usac for koth machines. Not surfisingly, the average instruction execution rate for the cobolgo program 1.810 Mifs for IEy, $1.3 \leq 3$ Mies for Andehll is drastically sualler than the average for all the frograms (3.519 BIES for IEM, 5.518 MES for Amahl). considering the popularity cf cefl as a frgramairg language, these instructions, which require slow serial byte procassing, represent a major degraçaticn of the speed of the machines.

In yiew of the poor ferformare cf many cf the variable cperand lengtt instructions, their inclusicn in the the architecture cf a high-rerformance coputer is questionable. The absence of such instructicrs in abrines like the cDC 7600 and the ceay- 1 is indicative of their emphasis cr high sped. The arithretic which must cccur tefore these instructions regin their cata transfer sugcests that it is quite difficult to oprimize them for short cperands. A compronise, if the execution of thase instructions canot te cptimized, may be to supply simfler instructions from which the more coflex character ard decimal instructicns can be composed, as illustrated by the ryte instructions ef the FDP-10. An immediate improverent could ka okrained if compilers were to replace these instructicns ry faster equivalents when they are availatle, ket this would require
tailoring the compilers to specific models of tre computer series.
*4.8 Cache Effects

 memory subsystem is a rafcr bottlereck for the Amahl machine. In scme sense the $\pi \in \mathbb{H} \boldsymbol{c} y$ architecture forces the 470 to lose scme of the raw speed advantage of the cfu. There are two factors which contribute to the froblam. The cacho orgenizaticn of the amdah waching produces from 1.7 to 3 times the number of cache misses, ard the paraly for each miss is 1.50 times that fcr IEM. Thus the çerall cache penalty for modah is 2.5 to 4 tifes more than frus. whereas the ramexecuticn sperd, defined as wins fthe time required to execute the instructions with to cache misses) is 1.9 times faster thar rev. The lcss due to the cache crganization could have been eliminated, fut to faintain the raw speed advantage would have reguired a cache miss penalty cf 250 nsec, which would nct have keen concisically feasitle at the time. The dilema of Amedrl may result frem a שismatch $\mathrm{f} \in \mathrm{tween}$ the Mos memory chics available comercially and its profristary ECI IsI tecbnolcgy which is far more advanced.

```
4.9 Fipeline Effects for the 4;0
Pecause the timing fcrmulas for the Amcahl machime
```

include specific pipeline variables, we can assess their effect on the execution. The pipeline is cotinized for 4-byte instructions which have single wo d operands, and any deviation causes potential conflicts with subsequent instructions.

The sever pipeline variables depend per local instruction sequences fee the definiticr cf s 1 and D WD in section 3.2 for examples), and therefore carnot be computed from global averages. The exact evalnaticr cf these variables would require a complete and complex simulation of the pipeline at the time the program is traced. as a compromise, we use the pair and trifle frequency data collected while tracing to reconstruct instruction sequences and average the variable value for each sequence.

In general, the speed degradation due to pipeline conflicts seas tc E g quite sal. Eft most programs, each Cf the variables contributes less that o. co to the total execution time. The only cases of a larger contribution are when the variates affect specific instructions which occur frequently. For the cofoigo jot, an average additional 1.1 cycles (35.75 neg) is added to each decimal instruction. This represents 1.35 increase ir execution tine. For FIlo, the coubleword store instructions result in an additional 1.17\%. For IInsý, the delay caused by late setting of the condition code needed for conditional branches adds 0. at. Although there are wide variations,
these worst case examples demcnstrate tre cuerall gocd design of the pipeline.
-5. Summary

A verifiatle rodel of CEU ferfcrmance using siffle and reusable tocle shows that tasic CEU speed as seen ty the user is significantly dagraded by memcry and cperating system effects. This perfcriance analysis, kased cn instruction timing rather than frequency data, shows also that a few instructicns can $k$ disfucporticnately costiv. Many traditional probleq areas for high ferformance computers sef to be under control. The anstruction Fipeline functicns well and trarching has little delitericus effect. Memory can $k$ a tottlereck, lut the effects of cache storethrough pelicies are negligitla. No popular instruction pairs cause particular difficultige, and they are often frcgiam-specific artifacts.

Ficgram usage seems tc $k$ inconsistert with high-performance implementations in scme areas. Decimal arithmetic may ke convenient for scre applications rut is disastrously slow. Stcrage tc stcrage instructicn operands are almost always short and those instructions have high startup costs. some scecial cases allowed by the architecture (such as totally overlarfed fxclusive-cr) must be individually optimized or rerferance will suffer. Interaction with the operating system is nct coly visirle
because of the tire charged for its services, kut also recause it seriously affects the prcoram aiss ratio ry disturbing cache wencry cortents.

These conclusicns suggest that designers cf high-performance cofeuters should corsider the follcwing itens to be important: (1) faster reary, (2) more sfficient cache, (3) simple firelines, (4) avcidance of instructions which require serial frecessirg cf sall data elements, and (5) bigh-spesd decinal arithmetic if it muet be included at all.
6. Conclusion

The performance evaluation techniques descrited in this paper allow us to dran conclusicrs akot the architecture and the ingleqentation cf two high-ferfomarce confuters with the same architecture. The time sfent by an executing program can be aprorticrec ameng the varicus system components. The confiderce ir the restalts derives from the verification of the model with actual perforance. The accuracy exhibited ty these techricues and the arility to change the timing formulas to reflect cbanges it an implementaticr allow the designer to predict tre pexformance effecte of those changes on future achines.

ACKNCHLETGEMENTS

The considarable assistarce ard advice of forest Easkett was essential tc this work. Jchr Eanning was very
belpful in criticizing an early version of the paper. Re thank Amanl corporation, and specis:ouly far.... seinc, Manaqer of coputer Architecture, for trair coperatior ard for the genercus use of an early versicn cf the instruction statistics prcgram originally deyeloped at Ancarl. We are indebted to chuck Gray at tre university of Michigan for running benchmark jets on their Amcahl 4TC. The original incentive for the analysis of mactine traces is due to Harry sad. It should be emphasized that the results and discussions are strictly uncelated tc ary corrert or future architectural efforts of the manufactorers invoived.

Paraiza Agarwal, D.e., "Design cf ar Efficiant Instruction setv, Carregie-vellcr, 12,72, 11,7三
[aga75] Agajanian. A.H., "A Eiblicgrapty or syster Eerformance Evaluaticr", Computer, Noverber 1975, pes 63-74.
[Ame72] Mexander, w. G., "Fon a Efcgramirg Iarguage is Usec", cemputer systers fescarch grcup, thiversity

[ATET5] Alexander, $\quad$.G.. Wortian, r.E., "static and ryraric Characteristice of XfI Ercgrams",

[AMD] Amahl apov/6 Nachins feference vanual, nacarl
 Sunnyale, Calif.
[ANA] Anacncetopculos, P.C., Vickel, V. D., sockut, G.H., Stabler, c.a., Vanfau, "computer Architectre and zrstruction set cesign", NCC 1c73. pes 519-527.
 Evaluaticr", Ccmputers and Autcraticn, Janary TEEE, peE 12-15.
[REN] Eancher, E., "Cs, vse Eflease 1 Eurcticral
 pes 320-324.
 fnstruction Usage ristributicne IEM systers Develcerent Divisicr, bercet ab 00. 2025, Foughkesteis, tiv., vay 1570 .
[BME] Emery, A. F., Alexancer, N.T., ma Derformance
 370,16E", CMG IV, Cctcter 1575 , San Erancisco.
[FIY] Fiym, M.d. Mreads and Erotleme in computer Organizaticns", Irfcreaticr Processing 74, North Hollang Eut. Cc.f efs i-10, 1974.
[fosilay foster. C.C., conter, F., "Conditional Intercretation of cefraticn cedes", IEEE Irans. on Computars, January 1971, fFs 108-111.
[FCS71b] Foster, C.C., Gcrter. F.E., Fiseat. E.M.. "Measures cf cpccee thilizaticr", Iftr cransacticns cn corfuters, kay 1c71, 5fs 582-584.
[GIB] Gitsor, J.C., "mre Gizscr rix", IEe system Deveicrgent [ivisicr, pecort te 00.2043. Eoughkecsie, N.Y., 1c70. Fesearct dere in 1959.
[aAl] Haney, E. M., "llsing a computer to resign computer Instruction sets", Carnsgiemellcr, May 1568 fob Thesis
[HEE] Bebrer, E.C.F., Matchirg Ercqua ard Data Fepresentatione to a Ccmputing Ervircrmant . Computer Syetems feseerct eicue, uriversity cef Torcotc, paport CSEG-44, Noverter 1 cit.
[Hug] Gughes, J.f., "A Functicral Instrection Nix ard scme Falatid Tcpics", Irterraticral symposium on Computse Earforifance vooclirg veascrament and Tvaluation, Cambiace, vase.. Wazch 1976 :
[IEA] TBM Syetem/570 wodel 16e treoty of coeration, riagrams Manual, forif No. syaz-6s三1-6c36. Vclures 1-6. IEM Corporaticn, Ecugheepsic, N. Y., 1574.
[JAY] Day, E. M., Naticral css Irc. Eistrituticn at SHAEE, VGM York, Aucust TcTE.
[KAD] Karlar, K.E, Mindar, F.C, "Cachemeazed Computer Sustate", Ccaputar, varch 157E, pEs 30-36.
 Computer", Enropean orqarizatice for vuclear Research, Cepn 75-19, Ceneve, December 1975.
[Lu\#] Lunde, A., "tualuaticr of Irstruction Set Processor architectere ty Fregrall Tracirg", Departrent of computer scierce, cartecicumellch University, Eittsburgt, Fa., نuly 1:74.
 suabe Computer veasergert and Fualuaticr Newsletter, July 1si4, exsec-101.
 a world of Mixed det streage", tatantict, Actia 107C, ers 72-79.
[Pos] Fossmann, G.E., Exlyn Associates, urpurlished comurication.
[SNI] Snider, C.F.fet al, ccomariscref the Aadahl 470


 EsEformance, IEM system,37C Mcdel 16en, SEAEE Comfutar toasuremert and Evaluaticr selactea Fafers, Vclume in, e elf-e2s, Auguet 197 ?
[WTH Jincer, B.C. "A Lata Ease for Computer Forformance Eualuaticr. computer, wach 1972. Epe 25-29.

| ****** | 1 | SVC ITMES <br> daveraged | $\begin{aligned} & A N E C A C E E \\ & F C E A I I E \end{aligned}$ | OGEANS) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | IEM ---*** | - | ah 1 |
| Name | $\begin{gathered} \text { cpo tiae } \\ \text { usec. } \end{gathered}$ | \% cache displaced | $\begin{gathered} \text { CEU time } \\ v \in e c . \end{gathered}$ | 6cacte displaced |
| OEEN | 26658 | 100\% | 17605 | 100\% |
| close | 16929 | 100\% | 13488 | 100\% |
| EXCE I/O | 107 | 58 \% | 101 | 24 \% |
| WAIT | 234 | 16\% | 139 | $7 \%$ |
| pegmain | 394 | 305 | -19 | 17\% |
| LINK | 3629 | 100 | 1613 | 417 |
| overlay | 5214 | 100\% | $\mathrm{N} / \mathrm{A}$ | 1/A |


| Erogram | \# Instr. | Data | Data | Inst/Cacha | A Miss |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | reads | writes |  |  |
|  |  | per inst | ger inst | TE: | Aadahl |
| COBOLC | 6,048,476 | 0.431 | C. 150 | 82.57 | 36.55 |
| FORTGO | 23.865.168 | 0.352 | 0.204 | 104.06 | 28.67 |
| PI 160 | 23,863,497 | 0.473 | 0.261 | 73.28 | 61.16 |
| LINSY2 | 11,719,853 | 0.155 | 0.067 | 20597 | 19598 |
| coboigo | $3.559,533$ | 0.738 | 0.453 | 13.42 | 50.93 |
| FORTC | 17,132,697 | 0.433 | 0.146 | 39.86 | 24.47 |
| ELIC | 24.338.101 | 0.379 | 0.127 | 145.33 | 63.48 |


| corcle |  |  | $\begin{gathered} -A_{\text {arc }} \\ \text { Iive } \end{gathered}$ | $a b l-\cdots$ | $\begin{gathered} \text { Ratio } \\ \text { IRY/Amd } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tins | 2.213 | ç. 44 | 1.179 | 88.45 | $1 . \mathrm{e} 78$ |
| m*Tmiss | . 035 | 1.56 | . 10 E | 7.95 | . 330 |
| Teross .C48 3.60 |  |  |  |  |  |
| Ipred | 2.248 | 100.00 | 1.33 | 700.60 | 1.686 |
| Tace | 2.57 | 100.00 | 1.71 | 100.00 | 1.503 |
| -Tsve | . 248 | 13.54 | . 320 | 18.71 | 1.088 |
|  |  |  |  |  |  |
| Trun-mpred | -. 026 |  | -. 057 |  |  |
| \% error -1.170 -4.101 |  |  |  |  |  |
| FORTGO |  |  | $\begin{gathered} \text { Tife } \\ \text { Tabl } \end{gathered}$ |  | $\begin{aligned} & \text { BATIC } \\ & \text { IBM/AGd } \end{aligned}$ |
|  |  |  |  |  |  |
| Tins <br> M*Taise <br> Tcross | $\begin{array}{r} 6.176 \\ .110 \end{array}$ | $\begin{array}{r} \subseteq .25 \\ 1.75 \end{array}$ | $\begin{array}{r} 3.286 \\ .553 \\ .082 \end{array}$ | $\begin{array}{r} 83.81 \\ 14.10 \\ 2.09 \end{array}$ | $\begin{array}{r} 1.879 \\ .195 \end{array}$ |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| Tpred | - 5.286 - 100.00 |  | 3.927 10.00 |  | 1.60 |
| Tace <br> -Tsve | $\begin{aligned} & 6.42 \\ & .082 \end{aligned}$ | $\begin{array}{r} 100.00 \\ 1.28 \end{array}$ | $\mathrm{N} / \mathrm{A}$ |  |  |
|  |  |  |  |  |  |  |  |
| Tran | -6.33¢ 98.72 |  | ---n- --- |  |  |
| Trun-mpradgerror | .05? |  |  |  |  |
|  | 0.82 |  |  |  |  |  |  |
| FLIGO | Time |  |  |  | $\begin{gathered} \text { BATIO } \\ \text { IERAAMd } \end{gathered}$ |
|  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Tins } \\ & \text { M*Tmiss } \\ & \text { Tcross } \end{aligned}$ | $\begin{array}{r} 4.561 \\ .156 \end{array}$ | $\begin{array}{r} 56.65 \\ 3.39 \end{array}$ | $\begin{array}{r} 2.233 \\ .254 \\ .112 \end{array}$ | $\begin{gathered} 85.89 \\ 5.77 \\ 4.35 \end{gathered}$ | $\begin{array}{r} 2.042 \\ .714 \end{array}$ |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| Tpred | 4.717 | 100.00 | 6. 600100.00 |  | 1.814 |
| $\begin{aligned} & \text { Tacc } \\ & -\operatorname{Tsvc} \end{aligned}$ | $\begin{gathered} 5.45 \\ .253 \end{gathered}$ | $\begin{array}{r} 100.00 \\ 5.38 \end{array}$ | $\begin{aligned} & 3.42 \\ & .206 \end{aligned}$ | $\begin{array}{r} 100 . c c \\ 6.02 \end{array}$ | $\begin{aligned} & 1.594 \\ & 1.422 \end{aligned}$ |
|  |  |  |  |  |  |
| Trun | -5.157 | 94.52 | -.214 | ¢三. 58 | 1.604 |
| $\begin{aligned} & \text { mrun-treed } \\ & \text { perror } \end{aligned}$ | $\begin{aligned} & 440 \\ & 8.53 \end{aligned}$ |  | $\begin{aligned} & 614 \\ & 19.10 \end{aligned}$ |  |  |
|  |  |  |  |  |  |

Table 3 (continued)

| $\xrightarrow{\text { LINSY2 }}$ | Time |  | $-\frac{\mathrm{An}}{\mathrm{Tine}}$ | ahl - - | $\begin{gathered} \text { EATIC } \\ \text { IENABA } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tins | 1.950 | 100.00 | 1.561 | 56.48 | 1.262 |
| M*Tmiss | . 000 | 0.00 | . COC | 0.00 | 1.000 |
| Tcross |  |  | . C 57 | 3.52 |  |
| Tpred | 1.970 | 100.00 | T.67 | 100.00 | 1.218 |
| tacc | 1.98 | 100.00 | 1. 69 | 100.00 | 1.172 |
| -Tsve | . 040 | 2.02 | . C3 1 | 1.83 | 1.290 |
| Trun | 1.940 | 97.98 | 7.659 | c. 8.17 | 1.165 |
| Trun-tpred | -. 030 |  | . 041 |  |  |
| * error | -1. 55 |  | 2.47 |  |  |
| COBOLGO | $\underset{\operatorname{Tine}}{\operatorname{TE}}$ |  | $\underset{\text { Tife }}{-\operatorname{Anc}}$ |  | $\begin{aligned} & \text { EATIC } \\ & \text { IRM/Ama } \end{aligned}$ |
|  |  |  |  |  |  |
| Tins | $\begin{array}{r} 4.251 \\ .127 \end{array}$ | $\begin{array}{r} 9.13 \\ 2.87 \end{array}$ | $\begin{array}{r} 2.451 \\ .075 \\ .036 \end{array}$ | 55.67 | $\begin{aligned} & 1.751 \\ & 1.693 \end{aligned}$ |
| mpTmiss |  |  |  | 2.93 |  |
| tcross |  |  |  | 1.40 |  |
| tpred | -4.418 $1 \overline{0} \overline{0} .00$ |  | - $2.5 \overline{2}$ | 100.00 | 1.724 |
| Tacc | $\begin{aligned} & 4.82 \\ & .428 \end{aligned}$ | $\begin{array}{r} 100.00 \\ 8.88 \end{array}$ | $\begin{array}{r} 2.92 \\ .289 \end{array}$ | $\begin{array}{r} 100.00 \\ 9.50 \end{array}$ | $\begin{aligned} & 7.651 \\ & 1.481 \end{aligned}$ |
| -Tsuc |  |  |  |  |  |
| Trun | 4.392 91.12 |  | -何 |  | 1.665 |
| Trun-tered |  |  | -. 059 |  |  |
| \% error | $-0.59$ |  | 2.62 |  |  |
| FORIC | - - Time |  |  |  | $\begin{aligned} & \text { RATIC } \\ & \text { IBM/ATA } \end{aligned}$ |
|  |  |  |  |  |  |  |  |
| Tins | $\begin{array}{r} 3.711 \\ .206 \end{array}$ | $\begin{array}{r} 94.74 \\ 5.26 \end{array}$ | $\begin{array}{r} 1.886 \\ .455 \\ .089 \end{array}$ | $\begin{array}{r} 77.62 \\ 18.72 \\ 3.66 \end{array}$ | $\begin{gathered} 1.568 \\ .452 \end{gathered}$ |
| M*Tmiss |  |  |  |  |  |
| Tcross |  |  |  |  |  |
| Tpred |  |  | -2.430 | 17C.00 | 1.612 |
| Tacc | $\begin{aligned} & 4.64 \\ & .652 \end{aligned}$ | $\begin{array}{r} 100.00 \\ 14.05 \end{array}$ | $\begin{aligned} & 3.10 \\ & .4 \equiv 0 \end{aligned}$ | $\begin{array}{r} 100.00 \\ 1 \equiv .87 \end{array}$ | $\begin{aligned} & 1.497 \\ & 1.62 \end{aligned}$ |
| -Tsve |  |  |  |  |  |
| trun | उ.9E8 85.95 |  | -2.670 - 86.13 |  | 1.494 |

Table 3 （continued）

＊＊＊＊＊＊TABIE 4－－OPCODE FRECUENCY DISTFIEUTICNS

| COBOIC | Inst <br> Name | $\begin{gathered} \text { 年e Inst } \\ \text { Court } \end{gathered}$ |  | $\begin{aligned} & \text { ict Time } \\ & \text { Andahl } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | EC | 22.32 | 18.81 | 13.83 |
| 2 | 1 A | 7.10 | 2．52 | 2.37 |
| 3 | 3 I | 6.21 | 2.03 | 2.07 |
| 4 | TV | 4.87 | 1．60 | 1． 62 |
| 5 | 5 CII | 4.15 | 1.37 | 1.40 |
| 6 | MvC | E． 92 | 14.97 | 16.47 |
| 7 | 7 ECR | 3.31 | 2.84 | 2.64 |
|  | Totals | 51.91 | 44.15 | 40.40 |
| FOETGO | $\begin{aligned} & \text { Inst } \\ & \text { Name } \end{aligned}$ | 號 Inst comet | $\begin{gathered} \% \text { of Exe } \\ \text { IEM } \end{gathered}$ | $\begin{aligned} & \text { ion time } \\ & \text { Anctaht } \end{aligned}$ |
| 1 | 1 I | 14.05 | E． 54 | E． 64 |
|  | 2 AF | 12.06 | Э． 74 | 5.70 |
| 3 | 3 IE | 11.12 | 5.17 | 5.26 |
| 4 | 4 ¢TE | 10.54 | 9.80 | 5． 33 |
| 5 | 5 ST | 7.81 | 7.27 | 3.55 |
|  | Totals | 55.58 | 32.5 | 竐．87 |

Table 4 （continued）

| FL160 | $\begin{aligned} & \text { Inst } \\ & \text { Name } \end{aligned}$ | sof Inst count | of EXe | $\begin{aligned} & \text { ticn tinz } \\ & \text { Afcahl } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | I | 28.17 | 17．68 | 19.56 |
| 2 | MVI | 15.86 | 23.23 | 12.61 |
| 3 | As | 14.84 | 6.21 | 10.31 |
|  | Totals | 58.86 | 47．72 | F－48 |
| LINSY 2 | $\begin{aligned} & \text { Inst } \\ & \text { Naxe } \end{aligned}$ | 男of Inst Ccunt | $\begin{gathered} \text { y of Exec } \\ \text { IEM } \end{gathered}$ | $\begin{aligned} & \text { ticn time } \\ & \text { Andabil } \end{aligned}$ |
| 1 | $\underline{1}$ | 17.96 | E．「可 | $70.11{ }^{-1}$ |
| 2 | AE | 13.10 | 6.24 | 7.39 |
| 3 | EC | 12.46 | 21.70 | 12.35 |
| 4 | SE | 7.28 | 三．46 | 4.10 |
|  | Totals | $5 \overline{0.8} \overline{0}$ | 53． 94 | 33.54 |
| COBOLGC | $\begin{aligned} & \text { Inst } \\ & \text { Name } \end{aligned}$ | 思of Inst count． | $\text { W of } E x \in$ | $\begin{gathered} \text { ticn time } \\ \text { Acicabl } \end{gathered}$ |
| 1 | 1 | 16.58 | 1．EE | 1.57 |
| 2 | 8 \％ | 10.72 | 15.45 | 10.63 |
| 3 | 2 AP | 8． 96 | 16．C3 | 10.70 |
| 4 | ECS | c． 92 | 2.20 | 1.75 |
| 5 | MVC | 7.31 | 8.48 | 8.85 |
|  | Totals | 52.49 | 43.82 | 35.49 |
| PORTC | $\begin{aligned} & \text { Inst } \\ & \text { Name } \end{aligned}$ | mof Inst Ccunt | $\text { W of } E x=0$ | $\begin{gathered} \text { ticn Times } \\ \text { Amehl } \end{gathered}$ |
| 1 | I | 27.47 | 1E．$\overline{21}$ | 16．22 |
| 2 | BC | 13.01 | 18.76 | 14.65 |
| 3 | SI | 12.16 | 12.47 | 7.60 |
|  | Totals | $5 \overline{2} .64$ | 47．45 | $\overline{3} 8.47$ |
| E． 10 | $\begin{aligned} & \text { Inst } \\ & \text { Name } \end{aligned}$ | gof Inst count |  | $\begin{aligned} & \text { ticn Time } \\ & \text { Ancahl } \end{aligned}$ |
| 1 | BC | 24.40 | 24.78 | 19.49 |
| 2 | IA | 7.77 | 3.34 | 3.20 |
| 3 | CII | 6.76 | 2．E¢ | 2.78 |
| 4 | I | 5.26 | 2．CE | 2.16 |
| 5 | Mvo | 4.31 | 16.35 | 19.73 |
| 6 | ECP | 3.95 | 4.07 | 3.90 |
|  | Totals | 52.47 | Ej． 3 C | 59．2E |


| cobolc | Name | $\begin{aligned} & \text { MEM } \\ & \text { MInst } \\ & \text { rime } \end{aligned}$ | © $E x \in$ Count | Name | - Amd Qnst Iine | 界ExG count |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{BC}}$ | 18.87 | 22.31 | $\overline{\mathrm{M}} \overline{\mathrm{C}}$ | 16.47 | 3.52 |
| 2. | MVC | 14.97 | 3.92 | BC | 13.83 | 22.32 |
| 3 | STM | 11.47 | 2.19 | XC | c． 65 | 0.49 |
| 4 | IM | 8.38 | 2.77 | EX | ¢． | $2 . C 8$ |
| 5 | CIC | 6.07 | 2.72 | IM | 7.70 | 2.77 |
| Totals |  | 59.70 | 33.92 | 玉巨． 57 |  | 31.58 |
| FORTgO |  | Iem |  | －－－－－Andahy－－－－－ |  |  |
|  |  | \％Inst | \％Exec |  | ＊Inst | 何ExC |
|  | Name | Tine | count | Mate | Time | count |
| 1 | STE | 9.80 | 10.54 | 时爯 | 11． 2 2 | 5.33 |
| 2 | BXLE | 7.41 | 5.33 | DF | 11.13 | C．94． |
| 3 | LM | 7.41 | 1.98 | T | ¢．$\in 4$ | 14.05 |
| 4 | ST | 7.27 | 7.81 | 1 m | E． 14 | 1.98 |
| 5 | DR | 7.16 | 0.94 | A | 5.70 | 12.06 |
| 6 | STM | 6.65 | 0.67 | ［EF | 5.58 | 0． 87 |
| 7 | I | 6.54 | 14.05 | STE | 5.33 | 10．54 |
|  | tals | 52.24 | 49.32 |  | 57.74 | 45.77 |
| EL1G0 |  | －IBM |  | －－－－－Ancóal－－mo |  |  |
|  |  |  | TExEC |  | 䝰口st |  |
|  | Name | Time | count | Name | Tire | count |
| 1 | VVI | 23.23 | 15.85 | 1. | 19.56 | 28.17 |
| 2 | 1 | 17.68 | 28.17 | NVI | 12.61 | 15.86 |
| 3 | RC | 9.53 | 5.37 | AF | 10.31 | 14.84 |
| 4 | 5T | 8.99 | 7.16 | gC | $\varepsilon .36$ | ᄃ． 37 |
|  | ＋als | 56.43 | 56.55 |  | 50.84 | 64． 23 |
| LINSY2 |  | IB＊ | －m－ | －－－－nadabl |  |  |
|  |  | \％Inst |  |  | ＊Irst Tine | Exec Count |
|  | Name | Time | count | Nare |  |  |
| 1 | $\overline{E C}$ | 21.70 | 12.46 | MEF | 17.48 | 3.10 |
| 2 | MDE | 11.27 | 3.10 | RC | 12.35 | 12.45 |
| 3 | 18 | 8.55 | 17.96 | If | 10.11 | 17.55 |
| 4 | STD | c． 17 | 5.72 | STD | 10.02 | 5.72 |
| 5 | A | 6.24 | 13.11 | 48 | 7.58 | 15.11 |
| Tctals |  | $\overline{55.9} \overline{2}$ | 52.35 |  | 57.34 | E2．35 |

Table 5 (continued)

****** TABLE 6 -- INSTRUCLICN IfMGIRS

| Erogram | \%2-tyte | 然4-byte | \% $6-5 y+e$ | Averaga |
| :---: | :---: | :---: | :---: | :---: |
| COBOLC | 16.15 | 75.91 | 7.64 | $3 . \varepsilon 36$ |
| FORTCO | 29.02 | 70.69 | C. 29 | 3.425 |
| PLIG0 | 16.99 | \&2.37 | 0.64 | 3.673 |
| Linsy 2 | 53.96 | 46. 14 | C.OC | 2.920 |
| COEOLGC | 14.74 | 45.77 | 39.49 | 4.455 |
| Fortc | 18.52 | E0.86 | C. 62 | 3.642 |
| PI 1C | 17.20 | 75.45 | 7.35 | 3.803 |


| Erogram | \％raches | Success | Unconditional |  | Corditicnal |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Ssucc | \％unsucc | \％suce | 等的succ |
| COBOLC | 31.26 | 61.75 | 35.01 | E． 22 | 26.74 | E2．c3 |
| FCRTGO | 13.49 | 81.81 | $\equiv 1.89$ | E． 62 | 49.52 | 12.57 |
| EL160 | 6.65 | 76.04 | 11.80 | c． 17 | 64.25 | 14.78 |
| LINSY2 | 14.13 | 45.34 | 0.25 | C． 65 | 4 c .64 | 50.01 |
| COBOLGO | 15.78 | 71.23 | 35.87 | 2.75 | 35.36 | 26.02 |
| FORTC | 21.60 | 64.41 | 24.55 | こ． 22 | 39.82 | $\pm 2.37$ |
| PL1C | 35.27 | 67.65 | 33.50 | 4.63 | 34.15 | 28.32 |


| 47 | $E C$ |
| :--- | :--- |
| $C 7$ | $E C E$ |
| 67 | $B X I E$ |
| $C 5$ | $E A I A$ |
| 46 | $E C I$ |
| 45 | $E A I$ |
| 86 | $E X H$ |
| $C 6$ | $E C T R$ |
| $0 A$ | EUC |


| 1343974 | $56.365 \%$ |
| ---: | ---: |
| 555745 | $23.318 \%$ |
| 272120 | $11.418 \%$ |
| 57650 | $4.07 \%$ |
| 31041 | $3.400 \%$ |
| 15646 | $0.824 \%$ |
| 14387 | $0.604 \%$ |
| $\vdots$ | 0.0007 |
| -1 | $0.000 \%$ |
| 2383347 | $100.00 \%$ |


| $50.260 \%$ | 22 | 229306 |
| ---: | ---: | ---: |
| $69.504 \%$ | $O F$ | 799591 |
| $92.208 \%$ | $O F$ | 295116 |
| $53.303 \%$ | $O F$ | 182036 |
| $96.562 \%$ | $O F$ | 83926 |
| $100.000 \%$ | $O F$ | 19646 |
| $25.434 \%$ | $O F$ | 56565 |
| $0.009 \%$ | $O F$ | 34229 |
| $0.420 \%$ | $O F$ | 238 |




## ( 7.556 INSTFDCTICNS OF AVEBAGE LENGT日 4.495 BYTES)




Table 12 (continued)

First Second Fair Freg. Instr Instr Court Ercduct

| 1 | EC | I | 6.29 | -3.57 | -7.76 |
| :--- | :--- | :--- | :--- | ---: | ---: |
| 2 | $I$ | $L$ | 6.19 | 7.54 | $C .62$ |
| 3 | $S T$ | $I$ | 4.03 | 3.34 | 1.21 |
| 4 | $I$ | $E C E$ | 3.76 | 1.26 | 2.94 |
| 5 | $I$ | $S I$ | 3.66 | 3.34 | $1 . C 5$ |

PLIC First Second Eair Frec. Instr Instr count froduct 5ario

| 1 | $-\overline{C L T}$ | $\overline{E C}$ | $\overline{6.54}$ | 1.65 | 3.96 |
| :--- | :--- | :--- | :--- | ---: | ---: |
| 2 | DC | IA | 4.20 | 1.90 | 2.26 |
| 3 | EC | CIT | 3.76 | 1.65 | 2.23 |
| 4 | TM | BC | 2.93 | 0.79 | 3.71 |
| 5 | CE | BC | 2.26 | 0.58 | 3.89 |


| EEGISTEF USE FCF EX-INSTECCTICN |  |  |  |
| :---: | :---: | :---: | :---: |
| Effective acdfess caicuiaticn |  |  |  |
| Erogram | We negs | 1 Reg | 92 BEg |
| COBOLC | 0.39 | 95.51 | 4.65 |
| Fortgo | c. 96 | 77.25 | 21.79 |
| El160 | 0.09 | 82.05 | 17.86 |
| ETNSY2 | 0.24 | 65.04 | 34.72 |
| cobolgo | 0.01 | 98.93 | $1 . \mathrm{C} 6$ |
| FORTC | 4.08 | 87.65 | 7.97 |
| PLIC | 1.93 | 92.48 | 5.59 |

```
IENGER TISTETBUTTCN ECR SNM AETC
    #EEGS #TtMES EEFCEBM
                2 rrrac:l****** 
AVE: 15.231
IENGTE DISTELAUTICN FOR IM #REG
    #EGGS #TIMES EEECENT
```



```
            19726 4.574 :***5%**
            25302 5.666 %**********
            63802 14.79. 1******************####
            807 0.208 1*
            10 0.002 1*
            30146 6.990 |*********
            1105 0.256 %
            $392 0.796 1% *
            127559 29.575 |***************************************************************)
            3741 0.867 1**
            0.000 1*
            97 0.1201*
            3292 0.786 %**
    TC7A1: 431297.
AVC: 5.c.8g
```



