

General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some of the material. However, it is the best reproduction available from the original submission.

AN INVERTER/CONTROLLER SUBSYSTEM OPTIMIZED FOR PHOTOVOLTAIC APPLICATIONS

N78-26995

Unclass
G3/85 23346

Roy L. Pickrell

National Aeronautics and Space Administration
Lewis Research Center
Cleveland, Ohio 44135

George O'Sullivan
Abacus Controls Inc.
Somerville, New Jersey

and


Walter C. Merrill

National Aeronautics and Space Administration
Lewis Research Center
Cleveland, Ohio 44135

Work performed for

U.S. DEPARTMENT OF ENERGY
Office of Energy Technology
Division of Solar Energy

TECHNICAL PAPER presented at the
Thirteenth Photovoltaic Specialists Conference
sponsored by the Institute of Electrical and Electronics Engineers
Washington, D.C., June 5-8, 1978



DOE/NASA/1022-78/21
NASA TM-78903

AN INVERTER/CONTROLLER
SUBSYSTEM OPTIMIZED FOR
PHOTOVOLTAIC APPLICATIONS

Roy L. Pickrell
National Aeronautics and Space Administration
Lewis Research Center
Cleveland, Ohio 44135

George O'Sullivan
Abacus Controls Inc.
Somerville, New Jersey

and

Walter C. Merrill
National Aeronautics and Space Administration
Lewis Research Center
Cleveland, Ohio 44135

Prepared for
U. S. Department of Energy
Office of Energy Technology
Division of Solar Energy
Washington, D. C. 20545
Under Interagency Agreement E(49-26)-1022

Thirteenth Photovoltaic Specialists Conference
sponsored by the Institute of Electrical and Electronics Engineers
Washington, D. C., June 5-8, 1978

AN INVERTER/CONTROLLER SUBSYSTEM OPTIMIZED FOR PHOTOVOLTAIC APPLICATIONS

Roy L. Pickrell, NASA Lewis Research Center, Cleveland, Ohio; George O'Sullivan, Abacus Controls Inc., New Jersey; and Walter C. Merrill, NASA Lewis Research Center, Cleveland, Ohio

ABSTRACT

Conversion of solar array dc power to ac power stimulated the specification, design, and simulation testing of an inverter/controller subsystem tailored to the photovoltaic power source characteristics. This paper discusses the optimization of the inverter/controller design as part of an overall Photovoltaic Power System (PPS) designed for maximum energy extraction from the solar array. The special design requirements for the inverter/controller include: (1) a power system controller (PSC) to control continuously the solar array operating point at the maximum power level based on variable solar insolation and cell temperatures; and (2) an inverter designed for high efficiency at rated load and low losses at light loadings to conserve energy. It must be capable of operating connected to the utility line at a level set by an external controller (PSC). This paper is presented in three sections: (1) the overall PPS and PSC design (Utility Mode); (2) the inverter design and test results; and (3) a PPS analysis and simulation testing, conducted at LeRC to verify the design control concepts and fix design parameters.


OVERALL PPS AND PSC DESIGN (UTILITY MODE)

In order to optimize the potential for photovoltaic energy to supplement or replace other energy sources, as much as possible of the solar array power capability should be extracted. The power available from the solar array is dependent upon the solar cell temperatures and the insolation level. This power may be used locally, stored, or transferred to the utility bus. In the utility mode operation of the subject PPS, the excess energy produced by the array over that demanded by the load is transferred to the utility bus, where it replaces conventionally generated power. If the solar array cannot fully supply the load demand, then the deficit is provided from the utility bus.

An examination of the current-voltage (IV) data in Fig. 1 shows the performance characteristics of a typical solar array (SA). For a specific temperature and solar insolation, there exists an IV point at which the power extracted from the SA is at its maximum. The maximum power (MP) points of Fig. 1 are shown connected by a dashed line. These MP points occur at approximately 0.8 of the open circuit SA voltage.

The ratio of the array voltage at which maximum power is extracted, to the open circuit volt-

TYPICAL SOLAR CELL IV CURVES INSOLATION SHOWN AS PARAMETER



CS-78-1907

Figure 1.

age (V_{MP}/V_{OC}), suggested possible use of this relation as a control parameter to operate the solar array at its maximum power point. Test data were obtained to investigate the variation of the V_{MP}/V_{OC} ratio with cell temperature and insolation. Results of these tests are shown graphically in Fig. 2. Analysis of the data show that for most of the operating range, the ratio will not deviate more than about $\pm 2\%$ from an arbitrary fixed value. Other data show that the array power is reasonably flat for up to $\pm 5\%$ voltage variation around the maximum power point. Therefore controlling the array voltage, by loading, to a level consistent with a fixed V_{MP}/V_{OC} ratio (say 0.8) would not incur significant loss of power capability.

The basic system concept shown in Fig. 3 was selected for a 10 kW (peak) solar power experiment. In this concept, the power system controller (PSC) derives the array target voltage level from an open circuited pilot cell array. By control of the magnitude of power (current) transferred to the utility bus, the PSC regulates the




Figure 2.

10 KVA PHOTOVOLTAIC POWER SYSTEM UTILITY MODE: INCORPORATING 10 KVA INVERTER




Figure 3.

output voltage of the solar array. Thus the array is regulated to a voltage level consistent with its maximum power capability, based on a reference level derived from the open circuit pilot cells. These pilot cells are located in the same environment as the array, and the pilot cell array output voltage reflects changes in both the solar array insolation level and cell temperature.

This system concept requires an inverter which can respond to signals from the PSC to load

the solar array. In this PPS, the inverter must be capable of operation connected to a utility bus. The inverter design and tests are discussed in the following section.

INVERTER DESIGN AND TESTS

Special inverter requirements, in addition to the challenge of operating connected to the utility line, include operation at 90% efficiency at full load, with no load losses of not more than 2.5% of rated power, and stable control response to varying power level commands from the power system controller (PSC).

The transition from dc power to ac sine wave power is implemented by dual transistorized power bridges. The bridges are switched in accordance with a pulse pattern (stored in a PROM) which approximates a sine wave with only high order harmonic content. Power losses in the bridge are minimized by providing just enough base drive to the power stages to satisfy the collector current requirements. A low loss output filter removes the high frequency harmonics.

Unique to the inverter design is a digital controller which simultaneously regulates two control loops in the utility mode: output current amplitude and output current phase.

The inverter is designed for a nominal dc input voltage of 200 volts and the output is single phase 240 V ac. The rated power output is 10 kW. The inverter is capable of operating in a stand alone mode. However, this mode is not analyzed in this paper.

Utility Tie In

Figure 4 depicts the functional arrangement of the inverter when it interfaces with the utility. The digital controller, which simulta-

INVERTER BLOCK DIAGRAM




Figure 4.

neously controls the inverter amplitude and phase, establishes amplitude control by regulating the inverter output current as a function of the PSC command. The output current is held in phase with the utility voltage by means of a phase locked loop (PLL) (1). Output of the PLL, a bi-directional dc signal proportional to the phase error between the utility voltage and the inverter current, is applied to a voltage controlled oscillator (VCO) in the digital controller.

The VCO is the main clock in the digital controller, and after being divided through several stages of counters, establishes the 60 Hz frequency of the inverter. The counter outputs are connected to a PROM, which is programmed for four pulse pattern outputs that, when combined in the output, form a simulated wave over 360 electrical degrees. The phase of the simulated wave is adjusted by the PLL to the position relative to the line voltage to assure that the output current is in phase with the line voltage.

When operated connected to the utility line, the inverter receives an amplitude control signal from the PSC, which sets the power level of the inverter. The control signal from the PSC is compared with the inverter output current. The difference becomes the control error signal to the amplitude control loop. Since the output current is held in phase with the line voltage (held constant by the utility), the injected current is directly proportional to the output power. Thus the inverter amplitude control loop in the utility mode is a direct control of the power being delivered to the utility.

Harmonic Distortion

The pulse pattern applied to the dual bridge switches was selected to eliminate all significant harmonics less than the 19th (2). Mathematical analysis of the harmonic content in the output wave form indicates a distribution of harmonics as shown in Fig. 5. The frequencies shown are multiples of the fundamental 60 Hz present in the pulse pattern output for a typical 80% power level. The harmonic content varies somewhat with the amplitude, which establishes a "dwell at zero voltage" at several places in the pulse pattern.

In the utility mode of operation, the inverter harmonic currents are injected into the utility line which has essentially zero impedance to the injected current. The output transformer is coupled to the utility via a series inductor which limits the harmonic current injected.

For stand alone operation two parallel filter branches are connected which, with the series inductor make up a low pass filter with characteristics shown in Fig. 5. The first parallel branch is a capacitor; the second branch is a series tuned LC section with a damping resistor bypassing the inductor. The series resonance is set for the 23rd harmonic. The effective pass band of the combined output filter is cut off at the 12th harmonic.

Efficiency

Low power loss and high efficiency are critical design requirements for inverters intended for photovoltaic applications. Inverter losses are

INVERTER OUTPUT HARMONIC CONTENT (VERTICAL BARS) AND FILTER ATTENUATION




Figure 5.

primarily in the power bridges, the output transformers and the series filter inductor. The output transformers were designed for operation at a maximum flux density of 10 kg in grain oriented silicon steel to minimize no load losses. The reactive volt-amperes in the output filter have been set to less than 5% of the rated VA to minimize no load losses.

Transistors were selected as the power switches in the dual bridge inverter over SCR's because of the low loss requirement at no load. The power transistors are driven in a Darlington arrangement so that the base drive automatically adapts to the collector current demand; the power transistors are operated nonsaturated, that is, they remain in the Class A amplifier mode with the real collector voltage always in excess of the base voltage. To augment efficiency at high powers and guaranteed reliable transistor operation, snubber circuits were included for both safe operating area turn-on and turn-off (3,4). Figure 6 shows plots of power loss and efficiency versus rated load (at unity power factor).

The inverter is fan cooled. To minimize the cooling fan losses, thermal switches turn the fans on when the power transistors reach a case temperature of 105° C. This occurs at a loading of approximately 40% to 60% of rated load subject to environmental conditions.

Controlled Turn On

In addition to steady state design considerations, several transient phenomena must be accounted for when an inverter is connected to utility lines. The most important factor with photo-

INVERTER EFFICIENCY AND POWER LOSS




Figure 6.

INVERTER CONTROLLED TURN ON LOAD ASSUMPTION




Figure 7.

voltaic cells, with their inherent high dc source resistance, is a "soft start" when utility tie-in takes place. Figure 7 is an oscillograph recording of the controlled assumption of load current by the inverter digital controller.

Connection to the utility line is made through an ac contactor/controller with independent safety features which guarantee system integrity. Connecting a solid state inverter of 10 kV A capacity must be done with "control and care." The "control" is incorporated into the soft start provisions. The "care" is engineered into the safety circuits which require eight conditions to be present for the inverter to remain tied to the utility.

Initial connection requirements are:

- (1) The photovoltaic cell voltage exceeds $V_{min} = 160$ V dc.
- (2) The photovoltaic cell voltage is less than $V_{max} = 240$ V dc.

(3) The sunrise-sunset signal from the PSC is GO.

(4) The PSC error detector is GO.

(5) The utility line voltage exceeds $V_{min} = 204$ V ac.

(6) The utility voltage is less than $V_{max} = 264$ V ac.

To remain connected, requirements are all the above plus:

(7) The inverter current remains in phase with the utility voltage.

(8) The inverter current does not exceed a safe maximum limit.

If any of the above conditions are not met, the inverter will automatically disconnect from the utility.

SIMULATION TESTS AT LeRC

Hybrid analog-digital computer simulation tests were conducted at LeRC in order to confirm the basic stability of the Photovoltaic Power System (PPS) and to fix the values of critical control parameters in both the PSC and the inverter circuitry (5). System stability, system transient performance, and power conversion efficiencies were investigated. Highlights of the simulation tests are presented here.

PPS System Model

For the subject simulation and analysis, the PPS is defined in block diagram form in Fig. 8. Dynamically, the important elements are (1) the solar array, (2) the power system controller, (3) the power inverter with its input and output filters, (4) the inverter phase controller, and (5) the reference utility line voltage. In this equivalent circuit, the pilot sensor array function (E_{REF}) is obtained from the solar array open circuit voltage model.

Component Models

The solar array consists of several hundred solar cells interconnected in a series/parallel combination to achieve the desired power rating a

PHOTOVOLTAIC POWER SYSTEM INFORMATION FLOW DIAGRAM




Figure 8.


and output voltage. The array characteristics can be obtained by simple scaling of the typical individual cell characteristic shown in Fig. 1. Each curve is normalized in terms of open circuit voltage and short circuit current to yield a single curve which can be varied by the temperature and insulation influence parameters. In the simulation tests the normalized solar array characteristics were simulated by a diode function generator.

The PSC model is shown in Fig. 9. The feedback voltage (E_D) is filtered by a 3 pole, 40 Hz butterworth filter to remove the 120 Hz ripple and compared to a reference voltage ($E_{REF} = 0.8 E_D, f$). For a steady state operating point $E_D, f - E_{REF} = 0$. The error signal is filtered to remove the high frequency noise and the output drives a proportional-integral control to generate the inverter control voltage.

The inverter can be considered conceptually to be an ideal power conversion device, that is, losses are shown downstream of the dc to ac conversion. In this concept the dc power in equals the ac power out. In Fig. 10, the power inverter is shown as a four terminal device, together with the input filter, the output filter, and the utility interface. In this diagram E_D is the solar array terminal voltage, E_{CONTR} is from the PSC, E_A the internally generated inverter voltage, θ is the internal phase control, and E_L is the utility line voltage reference.

Relationships between the inverter voltage, the utility line voltage, and the filter imped-


POWER SYSTEM CONTROLLER BLOCK DIAGRAM



CS-78-1899

Figure 9.

INVERTER MODEL



CS-78-1901

Figure 10.

INVERTER/UTILITY INTERFACE VOLTAGE PHASOR RELATIONS




Figure 11. CS-78-1897

ance is shown in Fig. 11. From a controls view, the major parameters at any point in time are considered to be in an electrical steady state condition point in a control loop transient. In Fig. 11, the line voltage E_{IM} is made the reference vector of an infinite bus (not effected by load perturbations), E_{AM} is the internally generated inverter voltage, and E_{XM} is the voltage drop across the filter reactor ($E_A \approx E_1$). The filter reactor is treated as an ideal reactance (i.e., no resistance).

The phasor diagram in 11(a) depicts a steady state relationship, wherein the injected line current is in phase with the utility voltage. The magnitude of the current is set by the angle θ (torque angle referred to in conventional alternator/utility bus analyses) and the value of the filter reactance X . The phasor diagram 11(b) shows a snapshot of relations during a transient control state resulting from an increase in line voltage. I_{IM} is shown at an angle φ with the utility voltage at a value required to satisfy the phasor diagram requirements.

Inverter control is accomplished by dual functions. Initially the E control begins to adjust the magnitude of the voltage vector E_{AM} (E_{IM}) to obtain the desired current. The phase control continuously positions the vector by varying θ to bring the line current in phase with the line voltage. The controls stabilize at an operating point where the current requirement is met and that current is in phase with the line voltage.

Linear Analysis

Initially, a linear analysis was conducted to investigate the basic stability of the system. Results of the Bode Analysis indicated marginal stability at high power levels and potential instability at low power levels, with open loop gains which appear probable. Further analysis of the impact of system nonlinearities was deemed desirable.

Nonlinear Analysis

Several experiments were simulated on the hybrid analog computer to evaluate:

- (1) System stability at different power levels
- (2) Transient performance
- (3) System efficiencies

Steady State Stability

To examine the system stability at different insulation levels and to simulate system operations, a worst case cloud cover transient experiment was conducted. System parameters were set at $E_{IM} = 340$ V (peak), $E_{REF} = 0.8$ E_{OC}, PSC gain of 5, and a PI setting of IV/V-SEC.

Insulation levels were decreased at a constant rate from the 100 to 6.5 mW/cm² in 5 seconds; held at 6.5 for 6 seconds, then increased at constant rate to 100 mW/cm². The locus of operating points obtained from tests incorporating initial simple nonlinear models are shown in Fig. 12.

Tests were subsequently conducted using the

VARIABLE INSOLATION EXPERIMENT SLOW TRANSIENT: CLOUD COVER

OUTER DATA LOCUS • 0.5 sec TIME PERIOD
INNER DATA LOCUS • 5.0 sec TIME PERIOD




Figure 12.

CLOUD TRANSIENT TEST




Figure 13.

more complex inverter model, incorporating both the phase lock loop (PLL) and the current amplitude control circuitry.

Time records are shown for selected parameters in Fig. 13. Overall system operation is stable for almost the entire transient. A limit cycle is observed in the inverter phase control at the lower insulation levels (less than 20 mW/cm²).

The onset of limit cycling is associated with the relative values of the two voltage phasors, E_A and E_L . From Fig. 11(a), in the simulation model of the utility/impedance interface, E_A ($=E_{IM}$) must always be larger than E_{LM} for a valid steady state I_L calculation. From calculated values of E_A and E_L for the 20 mW/cm² insulation level, the difference between the two phasors is 0.72 volts. This is a difference of only 0.18%. Practically, the hardware used to implement the nonlinear simulation cannot resolve this difference.

Conceptually, this can be modeled as a dead-zone nonlinearity in the system. Therefore, ability to set injected power is impaired, a power imbalance is incurred, and localized limit cycling results. Similar results may be encountered in actual system operations, although via a different route. In the actual system phase lock is maintained through resolution of the phase differences between the line current and the line voltage. When the line current approaches zero, the phase comparator output can respond to line noise rather than valid signals. It is anticipated that this condition may be encountered at power levels of about 5%.

Transient Response Stability

The transient response of the PPS to changes in the commanded reference point and to changes in the utility line voltage were simulated. Response to reference point step changes define dynamic response times of the system. System response to utility line voltage fluctuations is particularly important since this is typically the most severe operating constraint on utility mode operation subsequent to the initial assumption of power when connected to the utility.

Tests were conducted to determine system response to changes of $\pm 10\%$ in E_{REF} for insulation levels of 100, 33, 14, and 6.5 mW/cm². Selected data from the 100 mW/cm² test are shown in Fig. 14. As the result of a +10% change in E_{REF} , E_{CONTR} shows a negative step followed by damped oscillations at approximately a 2 Hz rate. The inverter input current I_D shows a decreased value. The solar array output voltage E_D rises to meet the new target value commanded by E_{REF} .

Selected data from the 6.5 mW/cm² test are shown in Fig. 15. As a result of a +10% change in E_{REF} , E_{CONTR} again takes a negative step, followed by damped oscillations. I_D is already at a very low value, and is in a condition of limit cycling due to aforementioned model limitations. Even so, I_D does decrease, bringing about an increase in E_D as commanded by the E_{REF} .

Tests were conducted to determine system response to changes of utility line voltages of $\pm 10\%$. These were done as in the above tests for the insulation ranges of 100 mW/cm² to 6.5 mW/cm².

E_{CONTR} TRANSIENT TEST

INSULATION = 100 mW/cm²




Figure 14.

E_{CONTR} TRANSIENT TEST

INSULATION = 6.5 mW/cm²





Figure 15.


Selected data from the 100 mW/cm² tests are shown in Fig. 16.

When the line voltage is stepped up 10%, the line current immediately jumps to a lead angle to fulfill the phasor requirements shown in Fig. 11(b). The change in angle ϕ is reflected in the $\sin \theta$ perturbation shown in Fig. 16(d). The inverter phase control immediately tries to bring the current back to zero reactive by rotating the vector E_A back toward E_L , as indicated by the change in


LINE VOLTAGE TRANSIENT TEST




$E_{LM} = 500 \text{ V F.S.}$




$E_{CONTR} = 6.25 \text{ V F.S.}$




$E_{AM} = 500 \text{ V F.S.}$



$\sin \theta = 1.25 \text{ F.S.}$



$\sin \theta = 1.25 \text{ F.S.}$



$I_D = 60 \text{ A F.S.}$

CS-78-1909

Figure 16.

$\sin \theta$ function. I_D show a momentary rise (supplied by the input capacitor) and then decreases in response to the smaller load current set by the decreased torque angle θ . Ultimately, the inverter internal voltage E_A increases to restore steady state conditions with the injected line current at zero phase angle.

Similar tests were conducted at the lower insulation levels with stable results. However as before, at the low insulation levels the system exhibited limit cycles due to the model limitations.

SUMMARY

The simulation tests confirmed the basic system stability. Good immunity to transients in both the utility line and the target reference voltages was demonstrated. However, oscillations in the injected utility line power and solar array voltage were encountered at low insolation levels. In the simulation the limit cycling was attributed to model limitations. However, similar cycling may be encountered in the actual system as the result of similar hardware limitations.

Results show that the inverter/controller design will enable the PPS to be operated at the maximum power capability of the solar array. The gain parameters in both the inverter and the PSC were determined and these values specified in the hardware being manufactured.

REFERENCES

- (1) G. Nash, "Phase-Locked Loop Design Fundamentals," AN-535, Motorola Semiconductor Products, Inc., 1973.
- (2) H. S. Patel and R. G. Hoft, "Generalized Techniques of Harmonic Elimination and Voltage Control in Thyristor Inverters: Pt. I - Harmonic Elimination," IEEE Trans. Industry Applications, Vol. IA-9, pp. 310-317, May/June 1973.
- (3) D. A. Pedder, A. N. Issawi, and H. R. Bolton, "A Solid State Variable-Frequency, 3-Phase Power Source with Individual Harmonic Control," IEEE Trans. Industrial Electronics and Control Instrumentation, Vol. IECL-24, pp. 100-108, Feb. 1977.
- (4) W. McMurray, Optimum Snubbers for Power Semiconductors," IEEE Trans. Industry Applications, Vol. IA-8, pp. 593-600, Sep./Oct. 1972.
- (5) W. C. Merrill, R. J. Bishai, and R. L. Pickrell, "Performance and Stability Analysis of a Photovoltaic Power System," NASA TM X-78880, May 1978 (DOE/NASA/1022-78/30.)

1 Report No. NASA TM-78003	2 Government Accession No.	3 Recipient's Catalog No.	
4 Title and Subtitle AN INVERTER/CONTROLLER SUBSYSTEM OPTIMIZED FOR PHOTOVOLTAIC APPLICATIONS		5 Report Date	
		6 Performing Organization Code	
7 Author(s) Roy Pickrell, Lewis Research Center; George O'Sullivan Abacus Controls Inc., Somerville, New Jersey; and Walter C. Merrill, Lewis Research Center		8 Performing Organization Report No. E-0030	
9 Performing Organization Name and Address National Aeronautics and Space Administration Lewis Research Center Cleveland, Ohio 44135		10 Work Unit No.	
		11 Contract or Grant No.	
		13 Type of Report and Period Covered Technical Memorandum	
12 Sponsoring Agency Name and Address U.S. Department of Energy Division of Solar Energy Washington, D.C. 20545		14 Sponsoring Agency Code Report No. DOE/NASA/1022-78/31	
15 Supplementary Notes Prepared under Interagency Agreement E(40-26)-1022. To be presented at the Thirteenth Photovoltaic Specialists Conference sponsored by the Institute of Electrical and Electronics Engineers, Washington, D.C., June 5-8, 1978.			
16 Abstract Conversion of solar array dc power to ac power stimulated the specification, design, and simulation testing of an inverter/controller subsystem tailored to the photovoltaic power source characteristics. This paper discusses the optimization of the inverter/controller design as part of an overall Photovoltaic Power System (PPS) designed for maximum energy extraction from the solar array. The special design requirements for the inverter/controller include: (1) a power system controller (PSC) to control continuously the solar array operating point at the maximum power level based on variable solar insolation and cell temperatures; and (2) an inverter designed for high efficiency at rated load and low losses at light loadings to conserve energy. It must be capable of operating connected to the utility line at a level set by an external controller (PSC). This paper is presented in three sections: (1) the overall PPS and PSC design (Utility Mode); (2) the inverter design and test results; and (3) a PPS analysis and simulation testing, conducted at LeRC to verify the design control concepts and fix design parameters.			
17 Key Words (Suggested by Author(s))		18 Distribution Statement Unclassified - unlimited STAR Category 44 DOE Category UC-63	
19 Security Classif. (of this report) Unclassified	20. Security Classif. (of this page) Unclassified	21. No. of Pages	22. Price [*]

^{*} For sale by the National Technical Information Service, Springfield, Virginia 22161