

Open access • Journal Article • DOI:10.1109/TMTT.2009.2027079

An Ultra-Wideband High-Linearity CMOS Mixer With New Wideband Active Baluns — Source link

Pei-Zong Rao, Tang-Yuan Chang, Ching-Piao Liang, Shyh-Jong Chung

Institutions: National Chiao Tung University

Published on: 11 Aug 2009 - IEEE Transactions on Microwave Theory and Techniques (Institute of Electrical and Electronics Engineers Inc.)

Topics: Gilbert cell, Wideband, Balun, Cascode and Noise figure

Related papers:

- A down converter active mixer, in 0.25µm CMOS process for ultra wide-band applications
- Low power highly linear inductorless UWB CMOS mixer with active wideband input balun
- 2 13GHz broadband CMOS low voltage mixer with active balun designed for UWB systems
- Inductorless Low-Voltage and Low-Power Wideband Mixer for Multistandard Receivers
- 0.5-6 GHz low-voltage low-power mixer using a modified cascode topology in 0.18 µm CMOS technology



An Ultra-Wideband High-Linearity CMOS Mixer With New Wideband Active Baluns

Pei-Zong Rao, Tang-Yuan Chang, Ching-Piao Liang, and Shyh-Jong Chung, Senior Member, IEEE

Abstract-A 2-11-GHz high linearity CMOS down-conversion mixer with wideband active baluns using 0.18- μ m CMOS technology is demonstrated in this paper. The mixer employs a folded cascode Gilbert cell topology and on-chip broadband active baluns. The folded cascode approach is adopted to increase the output swing, and the linearity is enhanced by a harmonic distortion canceling technique derived from the harmonic balance analysis. The proposed configuration shows the highest IIP₃ and IP_{1 dB}, and exhibits more compact size than most published studies. A broadband active balun is used to generate wideband differential signals, together with the derivation of a closed-form expression for the phase imbalance. This single-ended wideband mixer has the conversion gain of 6.9±1.5 dB, input 1-dB compression point (IP_{1 dB}) of -3.5 dBm, single-sideband noise figure of 15.5 dB, and third-order input intercept point (IIP₃) of 6.5 dBm under the power consumption of 25.7 mW from a 1.8-V power supply. The chip area is 0.85×0.57 mm².

Index Terms—Active baluns, CMOS, mixers, phase splitters, ultra-wideband (UWB).

I. INTRODUCTION

T HE MIXER, which is responsible for frequency conversion, is an essential building block of transceivers. It is also an important component associated with the linearity of the front-end receivers. The first stage of mixer must have high linearity to handle the large input signals from the low-noise amplifier (LNA) without significant intermodulation [1]. Nonlinearity will cause many problems such as cross modulation, desensitization, harmonic generation, and gain compression [2]. The differential architecture can be used to reduce the even-order nonlinearity, but it is difficult to suppress the odd-order one, especially for the third-order intermodulation distortion (IMD3), which is the dominant part of the odd-order nonlinearity.

The Gilbert cell is a typical type of active mixer. The Gilbert mixer consists of three stages: transconductor stage, switching stage, and load stage. The linearity of the Gilbert mixer will be dominated by the transconductor stage if the switching stage is ideal. Third-order input intercept point (IIP₃), second-order input intercept point (IIP₂), and input 1-dB compression point (IIP_{1 dB}) are the principal parameters of linearity. IIP₃ and IIP₂

Digital Object Identifier 10.1109/TMTT.2009.2027079




Fig. 1. Block diagram of the proposed mixer.

are the effects of intermodulation terms in nonlinear circuits, and $IP_{1 dB}$ is the ceiling of the input power. In order to improve the linearity of the Gilbert mixer, many methods have been used such as adding source degeneration resistors below the gain stage [3], using a bisymmetric class-AB input stage [1] and multiple gated transistor [2], and employing common-source and common-emitter RF transconductors [4].

In order to get higher conversion gain, good isolation, and better dynamic and static offsets, and help improve the secondand third-order intermodulation rejection, the double-balanced Gilbert mixer with differential RF, local oscillator (LO), and IF signals are commonly used for optimum operation [5]–[6]. Differential balun (or phase splitter) circuits play an important role in generating differential output signals, which characterize balanced amplitude and phase. Here are two distinct types of baluns, i.e., passive and active baluns. In general, the passive baluns have the advantage of consuming no dc power, and they are often implemented in the forms of LC networks or microstrip line transformers. The LC network baluns can be used in narrowband and the microstrip line transformers in wideband applications. However, both of them are lossy and expansive for larger physical size at frequencies below X-band, which limit the practicability of the passive baluns in monolithic microwave integrated circuit (MMIC) designs. Conversely, the active baluns have the characteristics of more acceptable gain imbalance and phase imbalance in a wideband range. The compact size also makes the active baluns more suitable than passive baluns in integrated circuit designs.

Several types of active balun topologies have been proposed in the literature. Three configurations are commonly used: single field-effect transistor (FET) circuits, common-gate cascaded with common-source (CGCS) circuits, and differential amplifier circuits. The challenge of the active balun design is to maintain an 180° phase difference and limit gain imbalance between the two output ports in a wide frequency range. The common-source single-FET type is the simplest configuration

Manuscript received November 27, 2008; revised May 06, 2009. First published August 11, 2009; current version published September 04, 2009. This work was supported by the National Science Council of Taiwan under Contract NSC97-2221-E-009-040-MY2.

The authors are with the Department of Communication Engineering, National Chiao Tung University, Hsinchu 30050, Taiwan (e-mail: sjchung@cc. nctu.edu.tw).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.




Fig. 2. Completed circuit schematic of the proposed mixer with wideband active baluns.

of active baluns. When signals enter the gate, ideally the output signals at the drain and source will be out of phase by 180° and have equal amplitude. However, the parasitic capacitance of the FET makes the common-source FET difficult to achieve the required phase difference for wideband and high-frequency application. Examples can be found in [7] and [8] with operation frequency lower than 2 GHz. As for the second configuration, the CGCS circuit, its characteristics are low power consumption and adequate isolation. However, it does not have low phase error performance in broadband applications due to the parasitic effects. An active phase splitter proposed in [9] adopted the common base/common emitter structure using the InGaP HBT foundry process, which exhibited a maximum amplitude error and a phase error up to 1.3 dB and 8°, respectively, at the personal communication system (PCS) frequency band (1850-1910 MHz).

For the third configuration, the differential amplifier balun circuit, the output signals are usually poor in equal amplitude and out-of-phase since the current source becomes an imperfect open circuit at the high frequency. The leakage signal to the current source will cause the phase and gain imbalances. The over-driven voltage of the differential amplifier will also decrease the headroom of the output signals. Viallon *et al.* [10] utilized this configuration to implement an active balun with a very wide frequency range from 0.2 to 22 GHz. The drawback of their design is the large power consumption up to 166 mW.

In this paper, we proposed a new high linearity down-conversion mixer with wideband active baluns by using the standard 0.18- μ m CMOS process. Detailed design information is presented. The adopted cascode CG and CS active balun is improved from the CGCS structure for better performance at high-frequency and wideband applications. This paper is organized as follows. In Section II, the equations describing harmonic terms in the feedforward transconductor are first derived from which one observes that the high linearity can be achieved by canceling the harmonic distortion. A closed form of phase imbalance for the wideband active balun is then given with small-signal analysis. In Section III, the experimented results of the fabricated chip designed on the basis of the circuit simulations are pre-

sented and compared to other wideband mixers using the similar technology. Finally, Section IV gives a conclusion with a brief summary of the proposed mixer.

II. CIRCUIT DESIGN AND ANALYSIS

Fig. 1 illustrates the block diagram of the proposed mixer. It includes the mixer core (double-balanced mixer), two active baluns (modified CGCS baluns) for RF and LO ports, and an output buffer for the IF port. The mixer core uses the *LC* folded cascode topology with differential transconductor to improve the linearity. The active baluns also adopts the improved common gate that cascaded with common-source baluns to generate balanced RF and LO signals. The output buffer is a differential common-source amplifier for testing and matching purposes. All input/output ports are single ended so that the proposed mixer circuit can be directly combined with single-ended frond-end and back-end circuits.

A. Mixer Core

The completed circuit schematic of the high linearity mixer is shown in Fig. 2. The proposed mixer is based on a Gilbert cell mixer, which is composed of an LO switching stage (M5-M8), an RF transconductor stage (M1-M4), current mirrors, and IF buffer amplifiers.

The transconductor, as shown in Fig. 3, consists of two degenerate common-source transistors (M1, M3) and two degenerate common-gate transistors (M2, M4), which used to be the input stage and achieve feed-forward distortion linearization [11]. This feedforward compensated differential transconductor has the function of providing accurate input impedance and high intermodulation intercepts, and has less distortion than the class-AB [12], multi-tanh [13], degenerated differential pair, and cascode compensation [14]. R_1 and R_2 , as will be described below, are used for suppressing the excited harmonics, and thus the nonlinearity, in the circuit. R_2 also serves for input matching purposes. Without input matching active baluns, a wideband mixer with a feedforward compensated differential transconductor in CMOS 0.18- μ m technology was previously presented by the authors [15]. Although good




Fig. 3. Differential transconductor stage of the proposed mixer.

linearity was achieved, neither theoretical study, nor design formula was given there.

In order to analyze the nonlinear effects generated by the transconductor stage, the harmonic balance analysis started from the derivation of the output current. The output currents I_{out1} and I_{out2} of the differential transconductor stage characterize a nonlinear relationship with the input voltages $V_{\text{in1}} = V_{\text{dc}} + V_m \cos \omega t$ and $V_{\text{in2}} = V_{\text{dc}} - V_m \cos \omega t$, where V_{dc} is the dc-bias voltage of the input signals. The differential output current I_{od} can be written as

$$I_{od} = I_{out1} - I_{out2} = (I_1 + I_2) - (I_3 + I_4)$$
(1)

where I_1 to I_4 are the currents for transistors M_1 to M_4 . In this study, the third-order harmonic distortion canceling technique is adopted for achieving high linearity. To this end, the cancellation criterion for wideband applications is first derived based on the harmonic balance analysis.

Assume that all the FETs in Fig. 3 are operated in the saturation region with channel length modulation parameter $\lambda = 0$. The currents I_1 and I_2 can be expressed as

$$I_1 = \frac{1}{2} K_1 \left[V_{\rm dc} - V_m \cos \omega t - (I_1 R_1 + V_x) - V_{\rm TH} \right]^2$$
(2)

$$I_2 = \frac{1}{2}K_2 \left[V_b - (I_2 R_2 + V_{\rm dc} + V_m \cos \omega t) - V_{\rm TH} \right]^2 \quad (3)$$

where V_{TH} and V_b are the threshold voltage and bias voltage, respectively. The transconductance parameter K (= K_1 or K_2) is also given as

$$K = \mu_n C_{ox} \frac{W}{L}.$$

Reforming (2) and (3), one obtains

$$\begin{split} I_1 &= \left(\frac{2}{R_1^2 K_1} - \frac{K_1 V_{P1}^2}{2} + \frac{1}{2} R_1 K_1^2 V_{P1}^3 + \frac{2V_{P1}}{R_1} - \frac{1}{4} K_1 V_m^2 \right) \\ &+ \frac{3}{4} R_1 K_1^2 V_{P1} V_m^2 \right) \\ &+ \left(-\frac{3}{2} R_1 K_1^2 V_{P1}^2 V_m - \frac{3}{8} R_1 K_1^2 V_m^3 + K_1 V_m V_{P1} \right) \\ &- \frac{2V_m}{R_1} \right) \cos \omega t \end{split}$$

$$+\left(-\frac{1}{4}K_{1}V_{m}^{2}+\frac{3}{4}R_{1}K_{1}^{2}V_{P1}V_{m}^{2}\right)\cos 2\omega t$$

$$-\frac{1}{8}R_{1}K_{1}^{2}V_{m}^{3}\cos 3\omega t \qquad (4)$$

and

$$I_{2} = \left(\frac{K_{2}V_{P2}^{2}}{2} - \frac{1}{2}R_{2}K_{2}^{2}V_{P2}^{3} + \frac{1}{4}K_{2}V_{m}^{2} - \frac{3}{4}R_{2}K_{2}^{2}V_{P2}V_{m}^{2}\right) + \left(\frac{3}{2}R_{2}K_{2}^{2}V_{m}V_{P2}^{2} + \frac{3}{8}R_{2}K_{2}^{2}V_{m}^{3} - K_{2}V_{m}V_{P2}\right)\cos\omega t + \left(\frac{1}{4}K_{2}V_{m}^{2} - \frac{3}{4}R_{2}K_{2}^{2}V_{P2}V_{m}^{2}\right)\cos2\omega t + \frac{1}{8}R_{2}K_{2}^{2}V_{m}^{3}\cos3\omega t$$
(5)

where $V_{P1} = V_{dc} - V_{TH} - V_x$ and $V_{P2} = V_b - V_{TH} - V_{dc}$.

Similarly, the currents I_3 and I_4 for M3 and M4, respectively, can be derived as

$$I_{3} = \left(\frac{2}{R_{1}^{2}K_{1}} - \frac{K_{1}V_{P1}^{2}}{2} + \frac{1}{2}R_{1}K_{1}^{2}V_{P1}^{3} + \frac{2V_{P1}}{R_{1}} - \frac{1}{4}K_{1}V_{m}^{2} + \frac{3}{4}R_{1}K_{1}^{2}V_{P1}V_{m}^{2}\right) - \left(-\frac{3}{2}R_{1}K_{1}^{2}V_{P1}^{2}V_{m} - \frac{3}{8}R_{1}K_{1}^{2}V_{m}^{3} + K_{1}V_{P1}V_{m} - \frac{2V_{m}}{R_{1}}\right)\cos\omega t + \left(-\frac{1}{4}K_{1}V_{m}^{2} + \frac{3}{4}R_{1}K_{1}^{2}V_{P1}V_{m}^{2}\right)\cos2\omega t + \frac{1}{8}R_{1}K_{1}^{2}V_{m}^{3}\cos3\omega t$$

$$(6)$$

and

$$I_{4} = \left(\frac{K_{2}V_{P2}^{2}}{2} - \frac{1}{2}R_{2}K_{2}^{2}V_{P2}^{3} + \frac{1}{4}K_{2}V_{m}^{2} - \frac{3}{4}R_{2}K_{2}^{2}V_{P2}V_{m}^{2}\right) - \left(\frac{3}{2}R_{2}K_{2}^{2}V_{m}V_{P2}^{2} + \frac{3}{8}R_{2}K_{2}^{2}V_{m}^{3} - K_{2}V_{m}V_{P2}\right)\cos\omega t + \left(\frac{1}{4}K_{2}V_{m}^{2} - \frac{3}{4}R_{2}K_{2}^{2}V_{P2}V_{m}^{2}\right)\cos2\omega t - \frac{1}{8}R_{2}K_{2}^{2}V_{m}^{3}\cos3\omega t.$$
(7)

Substituting (4)–(7) into (1), the differential output current I_{od} turns out to be

$$I_{od} = I_{out1} - I_{out2} = (I_1 + I_2) - (I_3 + I_4) = A_F \cos \omega t + A_{HD3} \cos 3\omega t.$$
(8)

where A_F and A_{HD3} represent the amplitudes of the fundamental and third-order harmonics, respectively. A_F and A_{HD3} can be found as

$$A_{F} = \frac{V_{m}}{4} \begin{bmatrix} 8 \left(K_{1} V_{P1} - K_{2} V_{P2} \right) + 3V_{m}^{2} \left(-R_{1} K_{1}^{2} + R_{2} K_{2}^{2} \right) \\ + 12 \left(-R_{1} K_{1}^{2} V_{P1}^{2} + R_{2} K_{2}^{2} V_{P2}^{2} \right) - \frac{16}{R_{1}} \end{bmatrix}$$
(9)

$$A_{HD3} = \frac{V_m^3}{4} \left(-R_1 K_1^2 + R_2 K_2^2 \right).$$
⁽¹⁰⁾

The even-order harmonic distortion is canceled due to the differential architecture. The third-order distortion is the dominant part of the nonlinearity, and it may induce problems like intermodulation, cross-modulation, desensitization, and gain compression. All these higher order distortions deteriorate the circuit linearity. The dc and second-order harmonics in (4)–(7) are canceled due to the differential architecture. It is seen from (10) that the amplitudes of the third-order harmonic A_{HD3} become null if it follows that

$$R_1 K_1^2 = R_2 K_2^2. \tag{11}$$

This means that the third-order distortion, which is the dominant part of the nonlinearity, can be eliminated if one designs the resistances R_1 and R_2 and the transconductance parameters K_1 and K_2 properly according to (11). The formula is proposed to provide design guidance for obtaining better linearity by canceling the third-order distortion. Based on the above criteria, the third-order harmonic of the differential output current becomes null. The fundamental amplitude can also be rewritten as follows:

$$A_F = \frac{V_m}{4} \Biggl[8 \left(K_1 V_{P1} - K_2 V_{P2} \right) + 12 \left(-R_1 K_1^2 V_{P1}^2 + R_2 K_2^2 V_{P2}^2 \right) - \frac{16}{R_1} \Biggr].$$
(12)

Formula (12) shows that the fundamental amplitude will enlarge when the resistor R_2 increases. However, with the unchanged transconductor parameter K, (11) indicates that R_1 should be increased at the same time to meet the criteria if R_2 is increased. Meanwhile, (12) shows that the increased R_1 will lessen the fundamental amplitude due to the term $\left(-R_1K_1^2V_{P1}^2\right)$ though the term $\left(-16/R_1\right)$ is enlarged. The method of increasing mixer gain at the same IP₃ point is to find out the maximum R_2 under the consideration of R_1 in (12). Hence, in an attempt to find out the maximum mixer gain, R_1 and R_2 should be well chosen and is a tradeoff.

However, the mixer gain is proportional to the transconductance g_m , and higher overdrive voltage will get higher gain. Furthermore, the level of the supply voltage for the feedforward compensated differential transconductor is critical to keep the driver FETs always operated in the saturation region. To overcome this problem, the *RLC* folded cascode circuit is used as the load to get larger output voltage headroom [2], [3], [16], [17]. Since the inductor is short circuited at dc operation, this modified *LC* folded load can still provide more voltage headroom for the output signal. The addition of the resistance in the *LC* tank helps to reduce the quality factor, and thus increase the bandwidth of the mixer.

In function, the differential signal get into the feedforward compensated differential transconductor for amplification first. The small-signal voltage is converted to a small-signal current




Fig. 4. Circuits of: (a) the conventional CGCS balun and (b) the cascode CG and CS balun.




Fig. 5. Small-signal equivalent-circuit model of cascode common-gate stage.

at this stage. The current signal is then down-converted by the switching pair. Finally, the *RLC* tank provides loading to the preceding stages and converts the current signals back to the voltage signals.

B. Wideband Active Balun

In this section, the adopted cascode CG and CS active balun is analyzed and compared to the conventional CGCS one. As shown in Fig. 4(a), a conventional CGCS balun consists of common-gate and common-source stages, whose advantages are low power consumption and adequate isolation. However, it gets too much phase error for broadband application.

To meet the bandwidth requirement in this study, the active balun, as illustrated in Fig. 4(b), is used, which is modified from the CGCS circuit by replacing the CG stage into a cascode CG stage to improve the phase error of differential output. The resistance $R_{\rm in}$ is utilized for input matching to save the die area.

To demonstrate the superiority of the cascode CG and CS structure in wideband phase balance, the transmission phase $\angle S_{21}|_{CGCG}$ (i.e., the phase of V_{out}/V_{in}) of the cascode CG structure is derived by using the small-signal equivalent circuit shown in Fig. 5. The transmission phases $\angle S_{21}|_{CS}$ and $\angle S_{21}|_{CG}$ for the conventional CS and CG stages are then derived from the corresponding small-signal circuits [18]. The results are shown,

respectively, in (13)-(15) at the bottom of this page, where

$$\begin{split} A &= \left\{ 1 + r_o \left(1 + K \right) Z_0^{-1} + \left(1 + g_m r_o \right) K \\ &- \omega^2 C_{\rm gs} r_o \left[C_{\rm gs} \left(Z_0 + r_o \right) + Z_0 C_{\rm gd} \left(2 + g_m r_o \right) \right] \right\} \\ &\times \left(g_m^2 + \omega^2 C_{\rm gs}^2 \right) \\ B &= \left\{ r_o \left(C_{\rm gs} + C_{\rm gs} r_o Z_0^{-1} + 2 C_{\rm gd} + g_m r_o C_{\rm gd} \right) \\ &+ \left(1 + g_m r_o \right) \left[C_{\rm gs} Z_0 + Z_0 C_{\rm gd} \left(1 + g_m r_o \right) + C_{\rm gs} r_o \right] \\ &+ C_{\rm gs} \left[Z_0 + r_o \left(1 + K \right) \right] \right\} \left(g_m^2 + \omega^2 C_{\rm gs}^2 \right) \\ C &= 2 g_m^3 Z_0 + 2 r_o g_m^3 \left(1 + K \right) + 2 \omega^2 C_{\rm gs} r_o g_m^2 \\ &\times \left(2 Z_0 C_{\rm gd} + Z_0 C_{\rm gd} g_m r_o + C_{\rm gs} Z_0 + C_{\rm gs} r_o \right) \\ D &= 2 g_m^2 \left[g_m r_o \left(2 Z_0 C_{\rm gd} + Z_0 C_{\rm gd} g_m r_o + C_{\rm gs} Z_0 + C_{\rm gs} r_o \right) \\ &- Z_0 C_{\rm gs} - r_o C_{\rm gs} \left(1 + K \right) \right] \\ K &= 1 + g_m r_o - \omega^2 C_{\rm gs} C_{\rm gd} r_o Z_0. \end{split}$$

From the derived transmission phases, the phase imbalances for the conventional CGCS balun and the cascode CG and CS balun are obtained as follows:

Phase imbalance of conventional CGCS balun

$$= \pi - |\angle S_{21}|_{CS} - \angle S_{21}|_{CG}|$$
(16)
Phase imbalance of cascode CG and CS balun

$$= \pi - |\angle S_{21}|_{\rm CS} - \angle S_{21}|_{\rm CGCG}|.$$
(17)

Fig. 6 depicts the calculation results for the two circuits. Here, the process parameters given by the Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan, with 0.18- μ m CMOS technology are used (W/L = 18.15/0.18, $g_m = 8.9 \text{ ms}, C_{\rm gs} = 18.4 \text{ fF}, C_{\rm gd} = 6.02 \text{ fF}, r_o = 301.5 \Omega$). It is seen that, in the frequency range from 0 to 13 GHz, the phase




Fig. 6. Calculated phase imbalances of the conventional CGCS balun and cascode CG and CS balun in Fig. 4.

TABLE I COMPARISON OF ACTIVE BALUNS

Ref.	this work*	[13]	[18]	[19]	[20]	[21]
Frequency (GHz)	2~13	0.2~22	0.5~10	0~8	1.7~5.8	5.1~5.9
Gain imbalance (dB)	2	0.5	0.5	2.7	2	0.02
Phase imbalance	4°	4°	5°	4.2 °	2°	0.58°
P _{dis.} (mW)	1.8	166		1.44	11.4	9.17

* For the simulation result of this work in Table I, the active balun is connected with the mixer core.

imbalance of the conventional CGCS balun is varied from 0° to -10° , while that of the cascode CG and CS balun is from 0° to -2.2° . Obviously, the latter has better performance than the former.

Table I summaries the performances of reported active baluns and this study. It is seen that the cascode CG and CS active balun

$$\mathcal{L}S_{21}|_{CS} = \tan^{-1} \left\{ \frac{\omega \left[C_{gd} \left(\frac{1}{r_o} + \frac{1}{Z_0} \right) + g_m (C_{gd} + C_{db}) \right] - \omega Z_0 \left[(1 + g_m r_o) C_{gd} + C_{gs} \right] \left[\omega^2 C_{gd} (C_{gd} + C_{db}) - g_m \left(\frac{1}{r_o} + \frac{1}{Z_0} \right) \right]}{\left[\omega^2 C_{gd} (C_{gd} + C_{db}) - g_m \left(\frac{1}{r_o} + \frac{1}{Z_0} \right) \right] + \omega^2 Z_0 \left[(1 + g_m r_o) C_{gd} + C_{gs} \right] \left[C_{gd} \left(\frac{1}{r_o} + \frac{1}{Z_0} \right) + g_m (C_{gd} + C_{db}) \right]} \right\}$$
(13)

$$= \tan^{-1} \left\{ \frac{-\omega \left[C_{\rm gs} Z_0 \left(1 + \frac{r_o}{Z_0} \right) + r_o (1 + g_m Z_0) (C_{\rm gd} + C_{db}) \right]}{(1 + g_m Z_0) \left(1 + \frac{r_o}{Z_0} \right) - \omega^2 C_{\rm gs} Z_0 \left[r_o (C_{\rm gd} + C_{db}) \right]} \right\}$$
(14)

 $\langle S_{21}|_{CGCG}$

$$= \tan^{-1} \left(\omega \frac{AD - BC}{AC + \omega^2 BD} \right)$$
(15)




Fig. 7. Simulated amplitude imbalance and phase imbalance of the cascode CG and CS active balun with mixer core.

in this study has higher upper frequency bound than others, except [13]. The balun in [13] adopted the differential amplifier topology, and has a wideband range performance from 0.2 to 22 GHz. However, it consumed a very large power, which is 92 times the power used in this study. The main difference between the cascode CG and CS active balun and conventional one is the cascode common-gate stage. The common source stage characterizes high resistance with the reactance composed of parasitic capacitance C_{gs} and C_{gd} in the transmission process. The large resistance and parasitic capacitance will lead to higher RC delay. Therefore, larger phase delay will be generated. As to the common gate stage, the resistance in the transmission process is approximate to $1/g_m$ with the reactance composed of parasitic capacitance of C_{gs} . Hence, its RC delay effect is less than the common source stage, especially for wideband application. The cascode common gate stage is used to add phase delay to approach the tendency toward the phase variation of the common source stage when frequency varies. The cascode common-gate configuration is adopted to increase the phase delay to attain the bandwidth extension in the less phase error condition.

The simulated gain imbalance and phase imbalance of the cascode CG and CS active balun combined with the mixer core, presented in Section II-A, are shown in Fig. 7. The Agilent Advanced Design System (ADS) simulated data show that in the bandwidth from 2 to 13 GHz, the gain imbalance is less than 2 dB (0.7–1.9 dB) and the phase imbalance is within $\pm 2^{\circ}$.

III. MEASUREMENT RESULTS

The proposed cascode Gilbert cell mixer with wideband active baluns was designed and fabricated using the TSMC 0.18- μ m CMOS process. The die photograph of the proposed circuit is depicted in Fig. 8 with a chip size of 0.85 × 0.57 mm², where the active region occupies an area of 0.44 × 0.48 mm².

The measurements were performed with the chip directly mounted on a 20-mil RO4003 high-frequency microwave substrate and tested through subminiature A (SMA) connectors, as shown in Fig. 9.




Fig. 8. Micrograph of the proposed mixer (size: $0.85 \times 0.57 \text{ mm}^2$).




Fig. 9. Die mounted printed circuit board for testing.

The effects of the chip pads, bond wires, and transmission lines in the circuit board are taken into consideration in the simulation process of the entire circuitry. All measurements were done at a 1.8-V supply voltage and the total power consumption is 25.7 mW, including that (14.5 mW) consumed by the output buffer. The conversion gain of the proposed mixer was measured for an IF frequency of 50 MHz with both RF and LO ports swept in frequency up to 12 GHz. The RF and LO signal power were set to be -30 and -5 dBm, respectively. The simulated and measured power conversion gain versus the RF frequency is shown in Fig. 10. The mixer achieved a conversion gain of better than 4.4 dB over a wideband frequency from 2 to 12 GHz. The conversion gain also exhibited a 3-dB variation across the RF frequency of 2-11 GHz with an average conversion gain of 6.9 dB and maximum gain of 8.4 dB. The measured return loss for the RF signal is also shown in Fig. 10, which illustrates that the proposed mixer possesses a return loss better than 10 dB from 2 to 12 GHz. Although not shown, the measured LO and IF return losses are also larger than 10 dB. The port-to-port isolations of the proposed mixer were measured and are presented in Fig. 11. The LO-to-RF and RF-to-IF isolations of the mixer are both better than 25 dB, and the LO-to-IF isolation is above 20 dB over the entire measurement frequencies.

The simulated and measured power conversion gain versus RF input power is illustrated in Fig. 12 for RF frequency of 8 GHz and LO frequency of 7.95 GHz. The LO power is fixed at -5 dBm.

In Fig. 12, it is seen that the RF input 1-dB compression point $(IP_{1 \text{ dB}})$ of -7 dBm is obtained. Fig. 13 depicts the main signal




Fig. 10. Power conversion gain and RF return loss versus RF frequency. The IF frequency is 50 MHz, RF power is -30 dBm, and LO power is -5 dBm.




Fig. 11. Measured isolations versus RF frequency.




Fig. 12. Power conversion gain versus RF input power.

power and third-order intermodulation power as functions of the RF input power. There are two signals fed to the RF input port for IIP3 measurement, one at 8 GHz and the other at 8.001 GHz. The LO signal has a frequency of 7.9505 GHz and power level




Fig. 13. Main signal power and third-order intermodulation power as functions of the RF input power.




Fig. 14. Measured IIP_3 and $IP_{1 dB}$ versus RF frequency.




Fig. 15. Noise figure versus RF frequency.

of -5 dBm. The proposed mixer exhibited an input third-order intercept point (IIP₃) of 3.5 dBm at the RF frequency of 8 GHz.

Reference	this work	[22]	[23]	[24]	[25]	[26]	[27]	[28]	[29]	[30]	[31]
Technology	0.18µm CMOS	GaAs HBT	GaAs HBT	0.18µm CMOS	0.18µm CMOS	0.18µm CMOS	0.35µm BiCMOS	0.18μm CMOS	0.13µm CMOS	0.18µm CMOS	GaAs HBT
Freq. (GHz)	2~11	DC ~ 9	DC ~ 8	0.3 ~ 25	3.1~8.7	1~1.6	3.5~14.5	0.2~16	3~7	0.5~7.5	1.5~14
CG (dB)	6.9 ± 1.5	10.5 ± 1.5	9.5 ± 1.5	11 ± 1.5	3.75 ± 1.25	5.9	15	>5.3	5.3~8.2	5.7	20
IIP ₃ (dBm)	6.5	2	-7		5	4.1	-7		-3.2~-0.3	-5.7	-3
IP _{1dB} (dBm)	-3.5	-4	-17	-5			-19	-10 (OP _{1dB})		-16	-17
LO Power (dBm)	-5	-8	-2	-1	9	0	6	-2	450 mV _{pp}	5	
Pdis. (mW)	25.7	25		71	10.4	20.7	60	15	2.5~5.8	0.48	16.32
Supply Voltage (V)	1.8	5	5	5	1.8	1.8	5	1.8	0.8~1.2	0.77	2.4
Die Area (mm ²)	0.85×0.57			0.8 × 1	1.4 × 1.16	0.43 × 0.36 (core)	1 × 1	0.68 × 0.65	0.36 × 0.38 (core)	0.86 × 0.72	1 × 1
Balun Type	Active (Cascode CG & CS)	Active (CBCE)	Active (CBCE)	w/o	w/o	w/o	Passive (Marchand)	w/o	w/o	w/o	Passive (Transformer)

 TABLE II

 PERFORMANCE COMPARISON BETWEEN THIS STUDY AND OTHER WIDEBAND MIXERS

Finally, IP_{1 dB} and IIP₃ were measured for various RF frequencies ranging from 2 to 12 GHz. The results are shown in Fig. 14. In the measurement, the LO power was set as -5 dBm and the IF frequency was fixed at 50 MHz. The measured singlesideband (SSB) noise figure is 15.5 dB, and the overall measured results are shown in Fig. 15. The proposed mixer works well from 2 to 11 GHz with maximum IP_{1 dB} and IIP₃ of -3.5 and 6.5 dBm, respectively. The proposed mixer is compared with the state-of-the-art Gilbert cell mixers [22]–[31] in Table II.

It shows that the proposed mixer provides better linearity, more compact chip size, and acceptable conversion gain and power consumption than other studies. The proposed configuration shows the highest IIP₃ and IP_{1 dB}, and exhibits more compact size than most of the published studies.

IV. CONCLUSION

In this paper, a high linearity mixer using *LC* folded cascode mixer topology, a feedforward compensated differential transconductor, and wideband active baluns in TSMC 0.18- μ m CMOS technology has been presented. The *LC* folded cascode method is used to get more voltage headroom, and the feedforward compensated differential transconductor is adopted to achieve broadband impedance matching and lower the overall distortion. The cascode CG and CS active balun structure exhibits a broadband performance, which provides balance signals for the mixer core from a single input. The finished mixer core and active baluns possess good linearity, wide bandwidth, and occupy an area of only 0.85 × 0.57 mm² with a consumed power of 25.7 mW under a 1.8-V supply voltage, which is suitable for application in various wireless communication systems.

REFERENCES

 B. Gilbert, "The micromixer: A highly linear variant of the Gilbert mixer using a bisymmetric class-AB input stage," *IEEE J. Solid-State Circuits*, vol. 32, no. 9, pp. 1412–1423, Sep. 1997.

- [2] T.-W. Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 223–229, Jan. 2004.
- [3] N. Islam, S. K. Islam, and H. F. Huq, "High performance CMOS converter design in TSMC 0.18-μm process," in *Proc. IEEE SoutheastCon*, Apr. 8–10, 2005, pp. 148–152.
- [4] P. Sivonen, A. Vilander, and A. Parssinen, "Cancellation of secondorder intermodulation distortion and enhancement of IIP2 in commonsource and common-emitter RF transconductors," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 2, pp. 305–317, Feb. 2005.
- [5] K. W. Kobayashi, R. M. Desrosters, A. G. Aitken, J. C. Cowles, B. Tang, L. T. Tran, T. R. Block, A. K. Oki, and D. C. Streit, "A DC–20-GHz InP HBT balanced analog multiplier for high-data-rate direct-digital modulation and fiber-optic receiver applications," *IEEE Trans. Microw. Theory Tech.*, vol. 48, no. 2, pp. 194–202, Feb. 2000.
- [6] P. Upadhyaya, M. Rajashekharaiah, and D. Heo, "A 5.6-GHz CMOS doubly balanced sub-harmonic mixer for direct conversion-zero IF receiver," in *IEEE Microelectron. Electron Devices Workshop*, Jun. 2004, pp. 129–130.
- [7] M. E. Goldfarb, J. B. Cole, and A. Platzker, "A novel MMIC biphase modulator with variable gain using enhancement-mode FETs suitable for 3 V wireless applications," in *IEEE Microw. Millimeter-Wave Monolithic Circuits Symp.*, May 1994, pp. 99–102.
- [8] H. Koizumi, S. Nagata, K. Tateoka, K. Kanazawa, and D. Ueda, "A GaAs single balanced mixer MMIC with built-in active balun for personal communication systems," in *IEEE Microw. Millimeter-Wave Monolithic Circuits Symp.*, May 1995, pp. 77–80.
- [9] J. Kim, S. Bae, J. Jeong, J. Jeon, and Y. Kwon, "A highly-integrated Doherty amplifier for CDMA handset applications using an active phase splitter," *IEEE Microw. Wireless Compon. Lett.*, vol. 15, no. 5, pp. 333–335, May 2005.
- [10] C. Viallon, D. Venturin, J. Graffeuil, and T. Parra, "Design of an original K-band active balun with improved broadband balanced behavior," *IEEE Microw. Wireless Compon. Lett.*, vol. 15, no. 4, pp. 280–282, Apr. 2005.
- [11] S. T. Lim and J. R. Long, "A feedforward compensated high-linearity differential transconductor for RF applications," in *Proc. IEEE Int. Circuits Syst. Symp.*, May 2004, vol. 1, pp. 105–108.
- [12] J. Durec and E. Main, "A linear class AB single-ended to differential transconverter suitable for RF circuits," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 1996, vol. 2, pp. 1071–1074.
- [13] W. Simbuerger et al., "Comparison of linearization techniques for differential amplifiers in integrated circuit design," in *IEEE Mediter*ranean Electrotech. Conf., Apr. 1994, vol. 3, pp. 1222–1225.
- [14] P. A. Quinn, "A cascode amplifier nonlinearity correction technique," in *IEEE Int. Solid-State Circuits Conf. Tech. Dig.*, Feb. 1981, pp. 188–189.

- [15] P.-Z. Rao, T.-Y. Chang, C.-P. Liang, and S.-J. Chung, "A wideband CMOS mixer with feedforward compensated differential transconductor," in *IEEE Int. Circuits Syst. Symp.*, May 2007, pp. 3892–3895.
- [16] H. C. Wei, R. M. Weng, and K. Y. Lin, "A 1.5 V high-linearity CMOS mixer for 2.4 GHz applications," in *Proc. IEEE Int. Circuits Syst. Symp.*, May 2004, vol. 1, pp. 561–564.
- [17] E. Abou-Allam, J. Nisbet, and M. Maliepaard, "Low-voltage 1.9-GHz front-end receiver in 0.5-μm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 36, no. 10, pp. 1434–1443, Oct. 2001.
- [18] M. Kawashima, T. Nakagawa, and K. Araki, "A novel broadband active balun," in *IEEE Eur. Microw. Conf.*, Oct. 2003, vol. 2, pp. 495–498.
- [19] T. T. Hsu and C. N. Kuo, "Low power 8-GHz ultra-wideband active balun," in *IEEE SiRF Symp.*, Jan. 2006, pp. 365–368.
- [20] H. Ma, S. J. Fang, F. Lin, and H. Nakamura, "Novel active differential phase splitters in RFIC for wireless applications," *IEEE Trans. Microw. Theory Tech.*, vol. 46, no. 12, pp. 2597–2603, Dec. 1998.
- [21] M. A. Do, W. M. Lim, J. G. Ma, and K. S. Yeo, "Design of a phase splitter for 3rd ISM band," in *IEEE Electron Devices Solid-State Circuits Symp.*, Dec. 2003, pp. 237–240.
- [22] C. Y. Wang, S. S. Lu, and C. C. Meng, "Wideband impedance matched GaInP/GaAs HBT Gilbert micromixer with 12 dB gain," in *IEEE Asia-Pacific Conf.*, Aug. 2002, pp. 323–326.
- [23] C. C. Meng, S. S. Lu, M. H. Chiang, and H. C. Chen, "DC to 8 GHz 11 dB gain Gilbert micromixer using GaInP/GaAs HBT technology," *Electron. Lett.*, vol. 39, no. 8, pp. 637–638, Apr. 2003.
- [24] M. D. Tsai and H. Wang, "A 0.3–25-GHz ultra-wideband mixer using commercial 0.18-μm CMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 14, no. 11, pp. 522–524, Nov. 2004.
- [25] A. Q. Safarian, A. Yazdi, and P. Heydari, "Design and analysis of an ultrawide-band distributed CMOS mixer," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 5, pp. 618–629, May 2005.
- [26] T. A. Phan, C. W. Kim, S. G. Lee, T. J. Park, and E.-J. Kim, "Gain mismatch-balanced I/Q down-conversion mixer for UWB," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2006, pp. 4987–4990.
- [27] S.-C. Tseng, C. C. Meng, C.-H. Chang, C.-K. Wu, and G.-W. Huang, "Monolithic broadband Gilbert micromixer with an integrated Marchand balun using standard silicon ic process," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 12, pp. 4362–4371, Dec. 2006.
- [28] F.-C. Chang, P.-C. Huang, S.-F. Chao, and H. Wang, "A low power folded mixer for UWB system applications in 0.18-μm CMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 17, no. 5, pp. 367–369, May 2007.
- [29] C. Kihwa and H.-S. D.-P. Yue, "A 1.2-V, 5.8-mW, ultra-wideband folded mixer in 0.13 μm CMOS," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2007, pp. 489–492.
- [30] K.-H. Liang, H.-Y. Chang, and Y.-J. Chang, "A 0.5–7.5 GHz ultra low-voltage low-power mixer using bulk-injection method by 0.18-μm CMOS technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 17, no. 7, pp. 531–533, May 2007.
- [31] S.-C. Tseng, C. C. Meng, and C.-K. Wu, "GaInP/GaAs HBT wideband transformer Gilbert downconverter with low voltage supply," *Electron. Lett.*, vol. 44, no. 2, pp. 127–128, Jan. 2008.



Pei-Zong Rao was born in Kaohsiung, Taiwan, on February 15, 1980. He received the B.S. degree in physics from National Kaohsiung Normal University, Kaohsiung, Taiwan, in 2002, the M.S. degree in physics from National Tsing Hua University, Hsinchu, Taiwan, in 2004, and is currently working toward the Ph.D. degree in communication engineering at National Chiao Tung University, Hsinchu, Taiwan.

His currently research interests are microwave circuits and RF integrated circuits.



Tang-Yuan Chang received the B.S. degree in electrical engineering from Yuan Ze University, Taoyuan, Taiwan, in 1998, and the M.S. degree in communication engineering with National Chiao Tung University, Hsinchu, Taiwan, in 2007.

He spent several years in industry prior to earning the M.S. degree. His currently research interests include wideband mixers for synthesizers and 24-GHz phase-locked loops for collision-avoidance radar systems.



Ching-Piao Liang was born in Changhwa, Taiwan, in 1980. He received the B.S. and M.S. degrees in communication engineering from Yuan Ze University, Taoyuan, Taiwan, in 2003 and 2005, respectively, and is currently working toward the Ph.D. degree in communication engineering at National Chiao Tung University, Hsinchu, Taiwan.

His primary research interests include RF integrated circuits and MMICs.



Shyh-Jong Chung (M'92–SM'06) was born in Taipei, Taiwan. He received the B.S.E.E. and Ph.D. degrees from National Taiwan University, Taipei, Taiwan, in 1984 and 1988, respectively.

Since 1988, he has been with the Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan, where he is currently a Professor. From September 1995 to August 1996, he was a Visiting Scholar with the Department of Electrical Engineering, Texas, A&M University, College Station. His research interests include the design and

applications of active and passive planar antennas, communications in intelligent transportation systems (ITSs), low-temperature co-fired ceramic (LTCC)based RF components and modules, packaging effects of microwave circuits, and numerical techniques in electromagnetics.

Dr. Chung was the treasurer of the IEEE Taipei Section from 2001 to 2003 and the chairman of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) Taipei Chapter from 2005 to 2007. He was the recipient of the 2005 Outstanding Electrical Engineering Professor Award of the Chinese Institute of Electrical Engineering and the 2005 Teaching Excellence Award of National Chiao Tung University.