Analysis of Instability Mechanism under Simultaneous Positive Gate and Drain Bias Stress in Self-Aligned Top-Gate Amorphous Indium-Zinc-Oxide Thin-Film Transistors

Jonghwa Kim, Sungju Choi, Jaeman Jang, Jun Tae Jang, Jungmok Kim, Sung-Jin Choi, Dong Myong Kim, and Dae Hwan Kim^{*}

Abstract—We quantitatively investigated instability mechanisms under simultaneous positive gate and drain bias stress (SPGDBS) in self-aligned top-gate amorphous indium-zinc-oxide thin-film transistors. After SPGDBS (V_{GS} =13 V and V_{DS} =13 V), the parallel shift of the transfer curve into a negative V_{GS} direction and the increase of on current were observed. In order to quantitatively analyze mechanisms of the SPGDBS-induced negative shift of threshold voltage ($\Delta V_{\rm T}$), we experimentally extracted the density-of-state, and then analyzed by comparing and combining measurement data and TCAD simulation. As results, 19% and 81% of $\Delta V_{\rm T}$ were taken to the donor-state creation and the hole trapping, respectively. This donor-state seems to be doubly ionized oxygen vacancy (V_0^{2+}). In addition, it was also confirmed that the wider channel width corresponds with more negative $\Delta V_{\rm T}$. It means that both the donor-state creation and hole trapping can be enhanced due to the increase in self-heating as the width becomes wider. Lastly, all analyzed results were verified by reproducing transfer curves through **TCAD** simulation.

Index Terms—InZnO, thin-film transistors, positive bias stress, donor-state, hole trapping, self-heating

E-mail : drlife@kookmin.ac.kr

I. INTRODUCTION

Thin-film transistors (TFTs) are the key technology of active-matrix flat-panel displays. Amorphous oxide semiconductor (AOS) TFT technology is a strong candidate because the fabrication process of AOS TFTs is as simple as that of a-Si TFTs even though the performance of AOS TFTs is much superior to that of the a-Si TFTs [1]. Especially, amorphous indium zinc oxide (a-IZO) without Ga should be considered as a promising material, which is suitable for any high frame rate display, such as active-matrix organic light-emitting diodes (AMOLEDs) or system-on-panel applications since it demonstrates higher mobility at high carrier concentration [2, 3].

On the other hand, a-IZO TFT is one of the AOS TFTs, which are still facing with an instability issue under simultaneous positive gate and drain bias stress (SPGDBS) [4]. Also, such instability issues have been analyzed by many research groups and some of them have focused on the negative shift of threshold voltage ($\Delta V_{\rm T}$) under SPGDBS as well. This degradation effects were electron-hole pairs and self-heating [5]. However, in terms of investigating the degradation mechanism, there have been controversial thoughts: hole trapping into back channel by electron-hole pairs [5, 6], donor-state creation at channel layer [7, 8]. Such mechanisms have not been quantitatively clarified yet including which mechanism is responsible for the $\Delta V_{\rm T}$.

In this work, a parallel negative shift of the transfer

Manuscript received Apr. 20, 2015; accepted Sep. 15, 2015 School of Electrical Engineering, Kookmin University, Seoul 136-702, Korea



Fig. 1. A schematic view of the self-aligned top-gate a-IZO TFT. Geometrical parameters are $W_{\rm ch}$ =10, 30, 50 µm and $L_{\rm ch}$ =10 µm, $T_{\rm IZO}$ =50 nm

curve under SPGDBS is investigated. The measurement of TFT with various channel widths, temperature and Silvaco Atlas TCAD simulation [9] were employed to verify and quantify the proposed combination mechanism.

II. DEVICE FABRICATION AND MEASUREMENT RESULTS

The self-aligned top-gate a-IZO TFTs used in this study were integrated with a glass substrate as shown in Fig. 1. The fabrication process was as follows. The 50 nm thick a-IZO films (T_{IZO}) were deposited as active layers using radio frequency magnetron sputtering at room temperature (RT). The sputtering gas was composed of Ar and O₂ of 100:1 flow rate. Also, the sputtering target which was used for the a-IZO deposition has 1:1 In:Zn atomic ratio, and the active layers were patterned by wet etching. After that, the N₂O plasma treatment was implemented for 120 s on the active layer pattern. Subsequently, a 100 nm thick SiO_x gate insulator was deposited without vacuum breaking. SiO_x gate insulator was deposited using plasma enhanced chemical vapor deposition (PECVD) at 150°C. Then, 100 nm thick molybdenum (Mo) gate metal was sputterdeposited at RT on the gate insulator. The Mo gate and the SiO_x gate insulator were then patterned by continuous dry etching. After the patterning of the gate and SiO_x gate insulator, the source/drain contact region was treated by Ar plasma for 60 s. After that, 150 nm thick SiO_x interlayer dielectric (ILD) was deposited by PECVD at 150°C and patterned by dry etching. Finally, 200 nm



Fig. 2. (a) Transfer curves for SPGDBS, (b) $\Delta V_{\rm T}$ extracted from $I_{\rm CCM} = W_{\rm ch}/L_{\rm ch} \ge 10^{-9}$ A at various $W_{\rm ch}$ (10, 30, 50 µm) during SPGDBS, (c) Normalized $H_{\rm Joule}$ by $W_{\rm ch}$ during SPGDBS. Inset shows the equivalent circuit describing $V_{\rm DS}$ and $I_{\rm DS}$ through a current path

thick Mo source/drain metal was sputtered at RT and patterned by dry etching.

The followings are results of the measurement and Fig. 2(a) represents the measured transfer curves with stress time (t_{str}) through an Agilent 4156C precision semiconductor parameter analyzer. This curves are measured with $V_{\text{DS}}=0.1$ V at $t_{\text{str}}=0$ s, 1 ks, 10 ks, respectively. The measurements are made at a TFT with channel width (W_{ch}) /channel length (L_{ch}) dimension of 30 μ m/10 μ m. The negative parallel V_T shift of transfer curve is observed during SPGDBS ($V_{GS}=V_{DS}=13$ V). Fig. 2(b) elucidates that increase in W_{ch} (10, 30, 50 μ m) corresponds with negative $V_{\rm T}$ shift ($\Delta V_{\rm T}$ =-0.58, -0.83, -1.09 V) after SPGDBS, respectively. The $V_{\rm T}$ was extracted by the constant current method ($I_{\rm CCM} = W_{\rm ch}/L_{\rm ch}$ x 10⁻⁹ A). In addition, since SPGDBS was high current stress, self-heating is generated by Joule heating. It can be calculated by using $H_{\text{Joule}} = \int I_{DS} \times V_{DS} dt$. Fig. 2(c) signifies that the increase in $W_{\rm ch}$ corresponds with the increase in H_{Joule} normalized by W_{ch} . This is an obvious



528

Fig. 3. g(E) of a-IZO was extracted by multi frequency C-V method at (a) $W_{ch}=30 \ \mu m$, (b) $W_{ch}=50 \ \mu m$. The symbols of black square and red circle were the DOS of pristine and after stress, respectively. The blue triangle symbols and blue line are donor-state creation during SPGDBS and fitting curve by Eq. (1). Under SPGDBS, ΔV_{T} extracted from I_{CCM} at various temperature (300, 333 and 373 K) at (c) $W_{ch}=30 \ \mu m$

evidence for generation of self-heating because a-IZO has low thermal conductivity and surround with insulator, which is similar SiO_x [10, 11]. Especially, the wider W_{ch} has higher self-heating than narrower W_{ch} during the SPGDBS [6, 8], which is consistent with Fig. 2(c).

III. DISCUSSION

The degradation mechanisms of negative $\Delta V_{\rm T}$ were the hole trapping into back channel by electron-hole pairs and the donor-state creation (*i.e.* oxygen vacancy, zinc interstitial and so on) [12]. While the former is triggered by the impact ionization followed by the generation of electron-hole pairs, the later can be enhanced by collision of hot carrier or self-heating.

In order to analyze the donor-state creation of the active layer, firstly, we extracted subgap density-of-state (DOS) by using multi frequency capacitance-voltage (C-

V) method [13] because the collision of hot carrier or self-heating can affect active layer, which performs a current path [7]. Fig. 3(a) and (b) show DOS at pristine (Black square symbol) and after SPGDBS (Red circle symbol), respectively. It was confirmed that the delta-DOS (Blue triangle symbol) is the change amount of DOS during SPGDBS.

$$g_{\rm GD}(\rm E) = N_{\rm GD} \times \exp\left(-\left(\left(E_{\rm C} + E_{\rm 0}\right)/kT_{\rm GD}\right)^2\right) \qquad (1)$$

We extracted parameters by fitting through Gaussian Eq. (1). The parameters at $W_{ch}=30 \ \mu m$ were $N_{GD}=$ $6.9 \times 10^{15} \text{ cm}^{-3} \text{eV}^{-1}$, $kT_{\text{GD}}=0.3 \text{ eV}$, $E_0=0.3 \text{ eV}$ and at $W_{\text{ch}}=$ 50 μ m were N_{GD} =12.1x10¹⁵ cm⁻³eV⁻¹, kT_{GD} =0.3 eV, $E_0=0.3$ eV. The Gaussian donor-state density (N_{GD}) increased at wider W_{ch} . However, Gaussian means energy (E_0) and deviation (kT_{GD}) are the same regardless of variation of W_{ch} shown in Fig. 3(a) and (b). In addition, based on the results shown in Fig. 3(a) and (b), shape of delta-DOS was not only fitted by Eq. (1), energy level of delta-DOS, but also is analogous to the extracted level by other groups [12, 14]. Specifically, it is widely believed that the doubly ionized oxygen vacancy (V_0^{2+}) is observed 0.1~0.3 eV from conduction-band [8, 14]. In addition, V_0^{2+} was extracted by Gaussian function. This oxygen vacancy (V_0) was neutral vacancy because the elimination of an oxygen atom leaves four Zn dangling bonds each contributing 1/2 electron to a neutral vacancy. When electrons come from $V_{\rm O}$, it acts as donor-state [15]. Thus, V_0^{2+} should be donor-state, which was observed near the conduction-band edge [12, 14, 15]. Therefore, delta-DOS can be seen as V_0^{2+} . Fig. 3(a) and (b) can be obvious evidences that the increase in $W_{\rm ch}$ correspond with more generating donor-state because the selfheating is increased even more by increase in W_{ch} and the increase in internal temperature of TFT will accelerate V_0^{2+} generation. Also, many groups have studied about the relationship between channel width and temperature [6, 8].

To further verify the heating effect, we conducted experiment shown in Fig. 3(c) and (d). It was observed that $\Delta V_{\rm T}$ is increased according to the increasing temperature at the same $W_{\rm ch}$, and $\Delta V_{\rm T}$ is increased as $W_{\rm ch}$ increases at the same temperature. We observed that donor-state creation, *i.e.*, generation of $V_{\rm O}^{2+}$ increases based on the internal temperature of TFT as shown in Fig. 3(a) and (b); thus, when considering the mechanism of SPGDBS-induced $\Delta V_{\rm T}$ be the donor-state creation, Fig. 3(c) and (d) are well comprehended.

Therefore, to quantitatively analyze the mechanism of SPGDBS-induced $\Delta V_{\rm T}$, we confirmed whether the donorstate creation shown in Fig. 3(a) and (b) can explain the measurement values of $\Delta V_{\rm T}$ through TCAD simulation. As a result, the donor-state creation can explain only 19% of $\Delta V_{\rm T}$ after the stress as shown in the case (i) in Fig. 5(b). Thus, $\Delta V_{\rm T}$ cannot quantitatively be explained only through donor creation caused by $V_{\rm O}^{2+}$.

So, we additionally study the other mechanism, which is hole trapping. To verify the possibility of hole trapping, we use Silvaco Atlas TCAD simulation. The twodimension (2-D) simulation structure is shown in Fig. 4(a) and specific parts are marked by dashed lines (X_1, X_2, Y). We verified vertical (Y) and lateral near gate insulator (X_1) electric field at SPGDBS shown in Fig. 4(b) and (c), respectively. The electron-hole pair can be generated by impact ionization at drain edge [6, 16] because SPGDBS is high current stress as shown in Fig. 4(b). While electrons got out through the drain, holes would be trapped by high electric field into buffer layer during SPGBDS as shown in Fig. 4(c).

We performed transient simulation to verify the possibility of hole trapping into buffer layer. As the simulation result in Fig. 4(d) indicates, we verify a large amount of hole trapping in buffer during SPGBDS. In addition, we observed that the increase in W_{ch} corresponds with the increase in concentration of trapped hole. However, the impact ionization rate was $\sim 10^{17}$ cm⁻³s⁻¹ and unrelated to W_{ch} . But, as shown in Fig. 4(f), the increase in W_{ch} correspond with the increase in lattice temperature (T_{Lattice}) . Thus, the increase in trapped hole by the increase of W_{ch} can be explained with the increase in probability of trapping generated by $W_{\rm ch}$, not the hole concentration. This also can be well explained through thermally enhanced hole trapping into buffer layer due to the self-heating [6, 16]. Since thermal emission enhances the hole trapping by Poole-Frenkel effect in simulation [17], wider W_{ch} corresponds with concentration of hole trapping in the buffer layer under SPGDBS simulation shown in Fig. 4(d).

To verify quantitatively the effect of two mechanisms, the measured transfer curves (symbol) are compared with



Fig. 4. (a) A schematic view of 2-D top-gate structure at simulation. At SPGDBS condition, (b) energy band diagram and electric field distribution along X_1 -direction, (c) vertical Y-direction, respectively, (d) Trapped hole concentration at X_2 -direction at t_{str} =10 s, 1 ks, 10 ks with W_{ch} =30, 50 µm, (e) Impact ionization rate, (f) Lattice temperature ($T_{Lattice}$) along X_1 -direction



530

Fig. 5. At $W_{\rm ch}$ =30, 50 µm, measured (a) transfer characteristics of a-IZO TFTs are compared with the atlas simulation curve at 0, 10 ks, (b) $\Delta V_{\rm T}$ by (i) delta-DOS, (ii) hole trapping, (i)+(ii) total (Closed symbol line) and measurement (Open symbol) versus $t_{\rm str}$

the simulated transfer curves (line) of W_{ch} =30 and 50 µm at t_{str} =0 and 10 ks shown in Fig. 5(a), respectively.

In addition, the extracted $\Delta V_{\rm T}$ along $t_{\rm str}$ at $W_{\rm ch}$ =30 and 50 µm was shown in Fig. 5(b), respectively. As a result, the total $\Delta V_{\rm T}$ reproduces the measured $\Delta V_{\rm T}$ very well. Based upon the simulated and extracted results in our study, it is confirmed that the mechanisms of negative $\Delta V_{\rm T}$ shift were both (i) delta-DOS (19%) (ii) hole trapping (81%) at $W_{\rm ch}$ =30 and 50 µm even though $W_{\rm ch}$ is different. In addition, it is important to take a notice that both (i) delta-DOS and (ii) hole trapping were affected by self-heating, *i.e.*, $W_{\rm ch}$.

IV. CONCLUSION

The SPGDBS-induced instability mechanism was quantitatively investigated in self-aligned top-gate a-IZO TFTs. As a result, it is identified that the portion of $\Delta V_{\rm T}$ of donor-state creation takes up 19%, and the 81% of

 $\Delta V_{\rm T}$ is for the hole trapping. These two mechanisms are enhanced based upon the internal temperature of TFT and thus, it can properly explain the increase in $\Delta V_{\rm T}$ by self-heating due to the increase in $W_{\rm ch}$. All analyzed results were verified by reproducing transfer curves through TCAD transient simulation. The discussed mechanisms and simulation results are expected to be useful in quantitatively characterizing the instability of high performance oxide TFT at AMOLED operating condition.

ACKNOWLEDGMENTS

This work was supported by National Research Foundation of Korea through the Ministry of Education, Science and Technology (Grant No. 2013R1A1A2013100) and the Ministry of Science, ICT and Future Planning (Grant No. 2013R1A1A2065339), in part by BK+ with the Educational Research Team for Creative Engineers on Material-Device-Circuit Co-Design under Grant 22A20130000042.

REFERENCES

- T. Kamiya *et al.*, "Present status of amorphous In– Ga–Zn–O thin-film transistors," *Sci. Technol. Adv. Mater.*, vol. 11, no. 4, p. 044305, Aug. 2010.
- [2] T. Kamiya *et al.*, "Device applications of transparent oxide semiconductors: Excitonic blue LED and transparent flexible TFT," *J. Electroceramics*, vol. 17, pp. 267-275, Dec. 2006.
- [3] J. C. Park *et al.*, "High performance amorphous oxide thin film transistors with self-aligned topgate structure," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 191-194, Dec. 2009.
- M. Fujii *et al.*, "Thermal Analysis of Degradation in Ga₂O₃ –In₂O₃ –ZnO Thin-Film Transistors," *Jpn. J. Appl. Phys.*, vol. 47, no. 8R, pp. 6236-6240, Aug. 2008.
- [5] S. Urakawa *et al.*, "Thermal analysis of amorphous oxide thin-film transistor degraded by combination of joule heating and hot carrier effect," *Appl. Phys. Lett.*, vol. 102, p. 053506, Feb. 2013.
- [6] S. H. Choi and M. K. Han, "Effect of channel widths on negative shift of threshold voltage, including stress-induced hump phenomenon in

InGaZnO thin-film transistors under high-gate and drain bias stress," *Appl. Phys. Lett.*, vol. 100, no. 4, p. 043503, Jan. 2012.

- S. M. Lee *et al.*, "Device instability under high gate and drain biases in InGaZnO thin film transistors," *IEEE Trans. Device Mater. Reliab.*, vol. 14, no. 1, pp. 471–476, Mar. 2014.
- [8] M. Fujii *et al.*, "Experimental and Theoretical Analysis of Degradation in Ga₂O₃ –In₂O₃ –ZnO Thin-Film Transistors," *Jpn. J. Appl. Phys.*, vol. 48, no. 4S, p. 04C091, Apr. 2009.
- [9] Atlas User's Manual, Silvaco, Santa Clara, CA, 2014.
- [10] S. C. Andrews *et al.*, "Atomic-level control of the thermoelectric properties in polytypoid nanowires," *Chem. Sci.*, vol. 2, pp. 706-714, Jan. 2011.
- [11] K. Watanabe and T. Asano, "Self-heating of laterally grown polycrystalline silicon thin-film transistor," *Jpn. J. Appl. Phys.*, vol. 48, no. 3S2, p. 03B005, Mar. 2009.
- [12] H. Im *et al.*, "Effects of the defect creation on the bidirectional shift of threshold voltage with hump characteristics of InGaZnO TFTs under bias and thermal stress," *Active-Matrix Flatpanel Displays and Devices*, pp. 153-156, 2014.
- [13] S. Lee *et al.*, "Extraction of Subgap Density of States in Amorphous InGaZnO Thin-Film Transistors by Using Multifrequency Capacitance-Voltage Characteristics," *IEEE Electron Device Lett.*, vol. 31, no. 3, pp. 231–233, Feb. 2010.
- [14] T. C. Fung *et al.*, "2-D numerical simulation of high performance amorphous In-Ga-Zn-O TFTs for flat panel displays," *Proc. AM-FPD '08*, pp. 251-252, Jul. 2008.
- [15] A. Janotti and C. G. Van de Walle. "Oxygen vacancies in ZnO," *Appl. Phys. Lett.*, vol. 87, no. 12, p. 122102, Sep. 2005.
- [16] T. C. Chen *et al.*, "Self-heating enhanced charge trapping effect for InGaZnO thin film transistor," *Appl. Phys. Lett.*, vol. 101, no. 4, p. 042101, Jul. 2012.
- [17] O. K. B. Lui and P. Migliorato, "A New Generation-Recombination Model For Device Simulation Including The Poole-Frenkel Effect And Phonon-Assisted Tunneling," *Solid-State Electronics*, vol. 41, no. 4, pp. 575-583, 1997.



Jonghwa Kim received the B.S. degree in the School of Electronic Engineering from Kookmin University, Seoul, Korea, in 2014, where he is currently pursuing the M.S. degree. His current research interests include characterization and modeling for

reliabilities for III-V compound semiconductor devices and oxide thin-film transistors.



Sungju Choi received the B.S. degree in the School of Electronic Engineering from Kookmin University, Seoul, Korea, in 2014, where he is currently pursuing the M.S. degree. His current research interests include characterization and modeling for

reliabilities for III-V compound semiconductor devices.



Jaeman Jang received the M.S. and Ph.D. degrees in the School of Electric Engineering from Kookmin University, Seoul, Korea, in 2011 and 2015, respectively. He is currently with LG Display Company, Ltd., Korea.



Jun Tae Jang received in the B.S. degree from the School of Electronic Engineering, Kookmin University, Seoul, Korea, in 2014, where he is currently pursuing the M.S. degree in electrical engineering. His current research interests include amorphous

oxide thin-film transistor and nonvolatile memory devices.



Jongmok Kim received the B.S. degree in the School of Electronic Engineering from Kookmin University, Seoul, Korea, in 2015, where he is currently pursuing the M.S. degree. His current research interests include characterization and modeling for

reliabilities for III-V compound.



Sung-Jin Choi received the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2012. He is currently an Assistant Professor with the School of Electrical Engineering,

Kookmin University, Seoul, Korea.



Dong Myong Kim (S'86–M'88) received the B.S. (*magna cum laude*) and M.S. degrees in electronics engineering from Seoul National University, Seoul, Korea, in 1986 and 1988, respectively, and the Ph.D. degree in electrical engineering from

University of Minnesota, Twin Cities, MN, in 1993. From Feb. 1988 to August 1989, he was with Division of Electronic Engineering at Korea Institute of Science and Technology (KIST), Seoul, Korea, where he worked on the characterization and modeling of microwave devices and integrated circuits. Since March 1993, he has been with the School of Electrical Engineering, Kookmin University, Seoul, Korea. He is also serving as a Special Lecturer for Semiconductor Physics and Devices at Samsung Electronics Co., Hwasung, Korea since April 2002. His current research interest includes design, fabrication, characterization, and modeling of nanostructure silicon devices, thin film transistors, bio-sensors, III-V compound semiconductor devices, volatile and nonvolatile memories, and CMOS RF circuits.



Dae Hwan Kim (M'08-SM'12) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, Korea, in 1996, 1998, and 2002, respectively. From 2002 to 2005, he was with Samsung

Electronics Company, Ltd., Kyung ki-Do, Korea, where he contributed to the design and development of 92-nm DDR DRAM and 80-nm DDR2 DRAM. In 2005, he joined the School of Electrical Engineering, Kookmin University, Seoul where he is currently an Associate Professor. He has authored or coauthored more than 270 research publications and patents. His current research interests are nanoscale CMOS devices and integrated circuits, metal oxide and organic thin-film transistors, biosensor devices, exploratory logic and memory devices, energy-efficient nano-ICs, and Si quantum devices. He has also worked on the characterization, modeling, and circuit design for reliabilities of CMOS devices, thin-film transistors, display, biosensors, and neuromorphic systems. He is a senior member of IEEE, Society for Information Display, Materials Research Society, and Institute of Electronics Engineers of Korea.