# Analysis of SAR ADC Performance Enhancement utilizing Stochastic Resonance 

Ryoya Shibata, Yasushi Hotta, Hitoshi Tabata, and Tetsuya Iizuka, Senior Member, IEEE


#### Abstract

Stochastic resonance (SR) is a phenomenon where the noise of a certain intensity helps to improve the signal-tonoise ratio (SNR) of nonlinear systems. This brief applies this concept to a successive approximation register (SAR) analog-todigital converter (ADC) to enhance its performance. To improve the effective number of bits of the SAR ADC, some additional comparisons are repeated after the normal binary search. The theoretical analysis of the performance enhancement based on the statistical information provides the optimal number of additional comparisons in terms of the ADC figure-of-merit (FoM). As this scheme allows the use of a high-input-referred-noise but lowpower comparator in the SAR ADC, the total power consumption can be reduced even with the additional comparisons.


Index Terms-stochastic resonance, successive approximation register, analog-to-digital converter, signal-to-noise ratio

## I. Introduction

SUCCESSIVE approximation register (SAR) analog-todigital converter (ADC) is one of the most widely-used ADC architectures, where a comparator makes decisions to quantize the input signal through binary search [1]. In practice, to achieve the target signal-to-noise ratio (SNR) in the ADC, the input-referred noise of the comparator must be minimized well below the 1 least significant bit (LSB) resolution by proper design [2]. Stochastic resonance (SR) is a phenomenon where noise of a certain intensity helps nonlinear systems to improve their performance [3], [4]. SR has been studied in various fields such as optical systems [5], [6], electric and magnetic systems [7], [8] and neuronal systems [9]. A handful of prior works applied this concept to enhance the performance of the ADCs [10]-[12], which demonstrated that the SNR of the ADC is improved by adding proper noise.

A typical $N$-bit SAR ADC repeats comparisons $N$ times based on binary search. Through the course of comparisons, there always is at least one critical decision, where the voltage difference less than 1 LSB must be resolved. The comparator in the SAR ADC must be designed to have low-enough noise for this critical decision, while in other decisions the noise requirement is not that tight. Though the LSB decision at the

[^0]end of the SAR conversion is always critical, it is normally difficult to identify in advance where the critical decision occurs at the middle of conversion. Some prior works such as [13] tried to find the location of the critical decision to optimize the comparator operation. It utilizes the comparator decision time to identify the critical decision then switches to the majority voting mode to mitigate the noise contribution. However, a majority voting does not make full use of the statistical information as it simply gives a $0 / 1$ binary decision through multiple comparisons. To make better use of them, [14] proposed to increase the number of output levels by a trilevel voting scheme. In [15], the average of 8 LSB decisions is appended to the binary SAR output to enhance the number of bit resolution. Though these techniques successfully improved the ADC performance, the theoretical analysis to optimize the design has not been provided. In [12], statistical estimation methods such as the Bayes estimator are applied to accurately estimate a conversion residue. [16] utilizes a majority voting with multiple comparisons for each bit decision to effectively realize a noise-tunable comparator using a high-input-referrednoise but low-power comparator multiple times. Though the analytical method proposed in [16] can assign the optimal number of comparisons for each bit decision when the total number of comparisons is given, based on the majority voting this method still can not fully utilize the statistical information from the multiple comparisons.

In this brief, based on the concept of SR, we present a method to enhance the bit resolution of the SAR ADC with simpler additional hardware and operation than those in [13], [15]. By simply repeating the comparisons after the normal SAR binary search, a count of 1 outputs from the comparator is appended to the binary SAR output to increase the effective number of bits. This brief theoretically analyzes the performance of the SAR ADC followed by SR-based multiple comparisons, which is so-called SR SAR ADC. The analysis and simulation results demonstrate that the SNR of the SR SAR ADC depends on the comparator noise and can be optimized with proper noise intensity, which is the benefit of SR. With the relaxed noise requirement of the comparator, we can improve the power efficiency of the SR SAR ADC compared with the typical SAR ADC. In addition, to show the feasibility of the proposed SR SAR ADC, it is compared with the SAR ADC based on majority voting technique [16].

## II. Operation of the proposed SR SAR ADC

As shown in Fig. 1, the proposed SR SAR ADC is composed of a sampling switch, a binary-weighted chargeredistribution capacitor digital-to-analog converter (CDAC)


Fig. 1. A conceptual block diagram of the proposed SR SAR ADC.
and a comparator whose output is 0 or 1 . It additionally has a counter to count the 1 outputs from the comparator. The output code is divided into $N_{\text {SAR }}$-bit SAR part and $N_{\text {SR }}$-bit SR part. In the first SAR part, the counter is disabled and $N_{\mathrm{SAR}^{-}}$ bit A/D conversion is conducted in the same way as in the conventional SAR ADC after the input voltage $V_{\text {in }}$ is sampled onto the CDAC. After the decision of $N_{\text {SAR }}$-bit binary output, the counter is enabled and the states of the $N_{\text {SAR }}$ switches of the CDAC are fixed. At this time, the residue voltage after the SAR conversion appears at the output of the CDAC. With the CDAC switches fixed, in other words with $V_{\text {CDAC }}$ fixed, additional comparisons are repeated $2^{N_{\mathrm{SR}}}-1$ times and the counter counts the number of 1 outputs from the comparator.

Though ideally the two inputs to the comparator are fixed, the decision threshold of it is fluctuated in reality due to the comparator noise, which mainly comes from the transistors in the comparator [2]. Thus the additional comparison results fluctuate and have statistical information of $V_{\mathrm{CDAC}}$. In the SR part, since the voltage difference between $V_{\text {CDAC }}$ and $V_{\text {th }}$ is small, the decision time of the comparator tends to be long, which leads to some decision errors due to metastability. We have checked with the behavioral simulations that even with $1 \%$ decision error, its impact on the SNR is negligible.

In the proposed SR SAR ADC, the output of the counter, which is from 0 to $2^{N_{\mathrm{SR}}}-1$, is simply appended as $N_{\mathrm{SR}}$-bit binary format after the $N_{\text {SAR }}$-bit binary code. Consequently, the output of the proposed SAR ADC is $N=N_{\mathrm{SAR}}+N_{\mathrm{SR}}$ bits. Supposing that the input-referred noise of the comparator has Gaussian distribution, the count number in the SR part usually has nonlinear dependence on the CDAC residue, which may lead to harmonic distortions in the ADC output. As will be demonstrated in section IV, however, the analysis only considering the noise agrees perfectly with the behavioral simulation result including the nonlinearity, which means that the impact of the nonlinearity due to the SR part is negligible. Thus the performance analysis in the next section ignores this nonlinearity and uses SNR as a performance metric.

## III. Performance analysis

To calculate the SNR of the proposed SR SAR ADC, we need to obtain the signal power $P_{\text {sig }}$ and the noise power $P_{\text {noise }}$. Then the SNR is simply given by $P_{\text {sig }} / P_{\text {noise }}$. With a sinewave input whose amplitude is $V_{\mathrm{r}}, P_{\text {sig }}=V_{\mathrm{r}}^{2} / 2$. In the proposed SR SAR ADC, we assume that the input-referred noise of the comparator is dominant, and other noise such as $k T / C$ thermal noise and reference buffer noise is designed to be sufficiently low for the target SNR performance, so that these other noise
sources do not limit the final SNR. With this assumption, we can calculate $P_{\text {noise }}$ with the statistical variance of the quantization error. In $N$-bit A/D conversion, when $V_{\text {in }}$ is the input value and $V_{\text {out }}(k)$ is the analog output value reconstructed from the digital output code $k$ ranged from 0 to $2^{N}-1$, the quantization error $E_{\mathrm{q}}$ is described as $E_{\mathrm{q}}=V_{\text {out }}(k)-V_{\text {in }}$. In $N$-bit ADC where the LSB voltage is denoted as $\Delta=2 V_{\mathrm{r}} / 2^{N}$, which means that the input sinewave is full scale, the relationship between $V_{\text {out }}(k)$ and $k$ is described as follows:

$$
\begin{equation*}
V_{\text {out }}(k)=\left(k+0.5-2^{N-1}\right) \Delta . \tag{1}
\end{equation*}
$$

$P_{\text {noise }}$ is calculated by multiplying the conditional expectation of $E_{\mathrm{q}}^{2}$ given $V_{\mathrm{in}}$ and the probability distribution function of the input signal $f\left(V_{\text {in }}\right)$, then integrating the product over the entire input voltage range. Therefore, $P_{\text {noise }}$ is given by

$$
\begin{equation*}
P_{\text {noise }}=\int_{-V_{\mathrm{r}}}^{V_{\mathrm{r}}} E\left[E_{\mathrm{q}}^{2} \mid V_{\mathrm{in}}\right] \cdot f\left(V_{\mathrm{in}}\right) d V_{\mathrm{in}} \tag{2}
\end{equation*}
$$

where $E[X \mid Y]$ is the conditional expectation operation of $X$ given $Y . E\left[E_{\mathrm{q}}^{2} \mid V_{\mathrm{in}}\right]$ is calculated by multiplying $E_{\mathrm{q}}^{2}$ and the probability of having quantization error $E_{\mathrm{q}}$, then summing the products all over the possible output codes. Therefore, $E\left[E_{\mathrm{q}}^{2} \mid V_{\mathrm{in}}\right]$ is given by

$$
\begin{equation*}
E\left[E_{\mathrm{q}}^{2} \mid V_{\mathrm{in}}\right]=\sum_{k=0}^{2^{N}-1}\left\{V_{\mathrm{out}}(k)-V_{\text {in }}\right\}^{2} P\left(k_{\mathrm{SAR}}, k_{\mathrm{SR}} \mid V_{\text {in }}\right), \tag{3}
\end{equation*}
$$

where $P\left(k_{\mathrm{SAR}}, k_{\mathrm{SR}} \mid V_{\mathrm{in}}\right)$ is the conditional probability of getting the output code $k_{\mathrm{SAR}}$ and $k_{\mathrm{SR}}$ in the SAR part and SR part respectively when $V_{\text {in }}$ is given. $k_{\text {SAR }}$ and $k_{\text {SR }}$ are respectively given by

$$
\begin{equation*}
k_{\mathrm{SAR}}=\sum_{i=1}^{N_{\mathrm{SAR}}} k_{\mathrm{b}}[i] 2^{N-i} \text { and } k_{\mathrm{SR}}=\sum_{i=N_{\mathrm{SAR}}+1}^{N} k_{\mathrm{b}}[i] 2^{N-i}, \tag{4}
\end{equation*}
$$

where $k=k_{\mathrm{SAR}}+k_{\mathrm{SR}} \cdot k_{\mathrm{b}}$ is a binary representation of $k$. Given $V_{\text {in }}$, we describe the conditional probability of $k_{\mathrm{SAR}}$ in the SAR part as $P_{\mathrm{SAR}}\left(k_{\mathrm{SAR}} \mid V_{\mathrm{in}}\right)$. Then the conditional probability of $k_{\mathrm{SR}}$ in the SR part is described depending on the result of the SAR part as $P_{\mathrm{SR}}\left(k_{\mathrm{SR}} \mid V_{\mathrm{in}}, k_{\mathrm{SAR}}\right)$. Finally, $P\left(k_{\mathrm{SAR}}, k_{\mathrm{SR}} \mid V_{\mathrm{in}}\right)$ is given by

$$
\begin{equation*}
P\left(k_{\mathrm{SAR}}, k_{\mathrm{SR}} \mid V_{\mathrm{in}}\right)=P_{\mathrm{SAR}}\left(k_{\mathrm{SAR}} \mid V_{\mathrm{in}}\right) \cdot P_{\mathrm{SR}}\left(k_{\mathrm{SR}} \mid V_{\mathrm{in}}, k_{\mathrm{SAR}}\right) \tag{5}
\end{equation*}
$$

## A. The SAR conversion part

In $N_{\text {SAR }}$-bit SAR algorithm, $V_{\text {CDAC }}$ is resolved through the $N_{\mathrm{SAR}}$-time binary search while its value is changed in $N_{\mathrm{SAR}}$ steps as $V_{\mathrm{CDAC}}[i]\left(i=1,2, \ldots, N_{\mathrm{SAR}}\right)$, where $V_{\mathrm{CDAC}}[1]=V_{\mathrm{in}}$. $V_{\text {CDAC }}[i]$ for $i \geq 2$ is described as

$$
\begin{equation*}
V_{\mathrm{CDAC}}[i]=V_{\mathrm{CDAC}}[1]-\sum_{j=1}^{i-1}\left(2 k_{\mathrm{b}}[j]-1\right) \frac{V_{\mathrm{r}}}{2^{j}} . \tag{6}
\end{equation*}
$$

Then, the probability $P_{\mathrm{th}}[i]$ where $V_{\mathrm{CDAC}}[i]$ exceeds the threshold voltage of the comparator $V_{\text {th }}$ is described. Here, we assume the input-referred noise from the comparator has Gaussian distribution whose standard deviation is $\sigma$. Then $P_{\mathrm{th}}[i]$ is given by

$$
\begin{equation*}
P_{\mathrm{th}}[i]=\frac{1}{2}\left\{1+\operatorname{erf}\left(\frac{V_{\mathrm{CDAC}}[i]-V_{\mathrm{th}}}{\sqrt{2} \sigma}\right)\right\} \tag{7}
\end{equation*}
$$



Fig. 2. An example of the probability calculation in a 2-bit SAR operation.


Fig. 3. An example of the decision tree when $k=9$ and $\left(N_{\mathrm{SAR}}, N_{\mathrm{SR}}\right)=(2,2)$.


Fig. 4. FoM/ $\left(P_{\mathrm{ADC}, \mathrm{SAR}} T_{\text {comp }}\right)$ versus $N_{\mathrm{SR}}$ when $N_{\mathrm{SAR}}=10$ and 12 with $a=0.3, b=2$ and $c=0.125$.
where

$$
\begin{equation*}
\operatorname{erf}(x) \triangleq \frac{2}{\sqrt{\pi}} \int_{0}^{x} e^{-t^{2}} d t \tag{8}
\end{equation*}
$$

The probability where $V_{\mathrm{CDAC}}[i]$ is smaller than $V_{\mathrm{th}}$ is then $1-P_{\mathrm{th}}[i]$. As shown in Fig. 2, in a 2-bit SAR example, when $k_{\mathrm{SAR}}$ is $2\left(k_{\mathrm{b}}[1]=1\right.$ and $\left.k_{\mathrm{b}}[2]=0\right), P_{\mathrm{SAR}}\left(2 \mid V_{\mathrm{in}}\right)=$ $P_{\text {th }}[1] \cdot\left(1-P_{\mathrm{th}}[2]\right)$. In a general $N_{\mathrm{SAR}}$-bit case, $P_{\mathrm{SAR}}\left(k_{\mathrm{SAR}} \mid V_{\mathrm{in}}\right)$ is given by

$$
\begin{equation*}
P_{\mathrm{SAR}}\left(k_{\mathrm{SAR}} \mid V_{\mathrm{in}}\right)=\prod_{i=1}^{N_{\mathrm{SAR}}}\left\{k_{\mathrm{b}}[i] P_{\mathrm{th}}[i]+\left(1-k_{\mathrm{b}}[i]\right)\left(1-P_{\mathrm{th}}[i]\right)\right\} \tag{9}
\end{equation*}
$$

In the above equation, when $k_{\mathrm{b}}[i]=1 P_{\mathrm{th}}[i]$ is multiplied, while $1-P_{\mathrm{th}}[i]$ is multiplied when $k_{\mathrm{b}}[i]=0$.

## B. The $S R$ conversion part

In $N_{\text {SR }}$-bit SR part, the proposed SR SAR ADC repeats comparisons $2^{N_{\mathrm{SR}}}-1$ times with the fixed $V_{\mathrm{CDAC}}$ and counts the number of 1 outputs from the comparator. $V_{\text {CDAC }}$ in the SR part is determined by the conversion result of the SAR part, which is described as $V_{\mathrm{CDAC}}\left[N_{\mathrm{SAR}}+1\right]$ and is constant throughout the SR part. The operation in the SR part is a random experiment where every outcome is either 0 or 1 . The probability of 1 is constant at every comparison. This operation is called as Bernoulli or binomial trial [17]. Therefore the probability $P_{\mathrm{SR}}\left(k_{\mathrm{SR}} \mid V_{\mathrm{in}}, k_{\mathrm{SAR}}\right)$ where $V_{\mathrm{CDAC}}\left[N_{\mathrm{SAR}}+1\right]$ exceeds the threshold voltage of the comparator $k_{\mathrm{SR}}$ times is given by

$$
\begin{align*}
P_{\mathrm{SR}}\left(k_{\mathrm{SR}} \mid V_{\mathrm{in}}, k_{\mathrm{SAR}}\right)= & 2^{N_{\mathrm{SR}}-1} \mathrm{C}_{k_{\mathrm{SR}}} P_{\mathrm{th}}\left[N_{\mathrm{SAR}}+1\right]^{k_{\mathrm{SR}}} \times \\
& \left(1-P_{\mathrm{th}}\left[N_{\mathrm{SAR}}+1\right]\right)^{2^{N_{\mathrm{SR}}-1-k_{\mathrm{SR}}}} . \tag{10}
\end{align*}
$$

With (5), (9) and (10), $P\left(k_{\mathrm{SAR}}, k_{\mathrm{SR}} \mid V_{\mathrm{in}}\right)$ can be calculated. An example of the decision tree when $k=9$ and $\left(N_{\mathrm{SAR}}, N_{\mathrm{SR}}\right)=$ $(2,2)$ is shown in Fig. 3. In this example, the output is 4-bit as $k_{\mathrm{b}}=\{1,0,0,1\}$, and $V_{\text {out }}$ is calculated by substituting $N=4$ and $k=9$ to (1), yielding $V_{\text {out }}=V_{\mathrm{r}} \times 3 / 16$. Then $P_{\text {noise }}$ is given by using (2) and (3) to calculate the SNR.

## C. Extension to Majority-Voting-Based Technique

Since the performance analysis so far does not assume any specific usage of the comparator, it can be straightforwardly extended to analyze the performance of other ADCs using multiple comparisons. In this section, we apply our analysis


Fig. 5. FoM $\mathrm{SR} /\left(P_{\mathrm{ADC}, \mathrm{SAR}} T_{\mathrm{comp}}\right)$ versus $N_{\mathrm{SR}}$ when $N_{\mathrm{SAR}}=10$ and $b=2$ with different $a$ and $c$ values.
framework to [16], which employs a majority voting, to demonstrate the feasibility of our analysis. In [16, (3)], the code mean-squared error (MSE) is defined as

$$
\begin{equation*}
\text { code } \mathrm{MSE}=\int_{-V_{\mathrm{r}}}^{V_{\mathrm{r}}} E\left[(k-\hat{k})^{2} \mid V_{\mathrm{in}}\right] f\left(V_{\mathrm{in}}\right) d V_{\mathrm{in}} \tag{11}
\end{equation*}
$$

where $\hat{k}$ is an ideal output code in the absence of the comparator noise. Though the calculation of $E\left[(k-\hat{k})^{2} \mid V_{\text {in }}\right]$ is not explicitly described in [16], based on our analysis framework, we can derive its analytical expression, which is actually given by the same equation as (3), while the probability $P\left(k_{\mathrm{SAR}}, k_{\mathrm{SR}} \mid V_{\mathrm{in}}\right)$ in (3) must be replaced with $P\left(k \mid V_{\text {in }}\right)$. Though the calculation of $P\left(k \mid V_{\text {in }}\right)$ is different from that in a typical SAR operation due to the majority voting for each bit decision, it is derived in the same manner as for (9). Denoting the probability that majority voting in $i$-th bit decision results in 1 as $P_{\mathrm{MV}}[i], P\left(k \mid V_{\text {in }}\right)$ is given by

$$
\begin{equation*}
P\left(k \mid V_{\mathrm{in}}\right)=\prod_{i=1}^{N}\left\{k_{\mathrm{b}}[i] P_{\mathrm{MV}}[i]+\left(1-k_{\mathrm{b}}[i]\right)\left(1-P_{\mathrm{MV}}[i]\right)\right\} \tag{12}
\end{equation*}
$$

When the number of comparisons in $i$-th decision is $N_{i}, P_{\mathrm{MV}}[i]$ is calculated in the same manner as for [16, (14)], which leads to

$$
\begin{equation*}
P_{\mathrm{MV}}[i]=\sum_{j=\frac{N_{i}+1}{2}}^{N_{i}} N_{i} \mathrm{C}_{j} P_{\mathrm{th}}[i]^{j}\left(1-P_{\mathrm{th}}[i]\right)^{N_{i}-j} \tag{13}
\end{equation*}
$$

In [16], the optimal number of comparisons for each bit decision is assigned to $N_{i}=\left[\begin{array}{llll}1 & 1 & 3 & 3 \\ 5 & 1319 & 29\end{array}\right]$ for 10-bit SAR ADC when the comparator noise $\sigma=\Delta$, where $\Delta$ is the 1 LSB of a 10 -bit ADC, and the total number of comparisons


Fig. 6. The SNR of the proposed SR SAR ADC versus Fig. 6. The SNR of the proposed SR SAR ADC versus
the comparator noise normalized by $\Delta$, which is 1 LSB of a 10 -bit ADC, when $\left(N_{\mathrm{SAR}}, N_{\mathrm{SR}}\right)=(8,4)$ compared with the SAR ADC based on majority voting [16].


Normalized Comparator Noise $\sigma / \Delta$
(a)


Normalized Comparator Noise $\sigma / \Delta$
(b)

Fig. 7. The analysis results of the proposed SR SAR ADC versus the comparator noise and $N_{\text {SR }}$ when $N_{\mathrm{SAR}}=10$; (a) The SNR and (b) $\mathrm{FoM}_{\mathrm{SR}} /\left(P_{\mathrm{ADC,SAR}} T_{\text {comp }}\right)$ with $a=0.3, b=\sigma /(\Delta / 2 \sqrt{12})$ and $c=0.125$.
is restricted to 82 . In this case, the code MSE they derived is 0.234 , which perfectly agrees with the one derived through our analysis.

## IV. Experimental Results

In this section, we compare the proposed SR SAR ADC with a typical SAR ADC in terms of their figure of merit (FoM). Here we use Walden FoM defined as FoM $=P_{\mathrm{ADC}} /\left(f_{\mathrm{s}}\right.$. $2^{\mathrm{ENOB}}$ ), where $P_{\mathrm{ADC}}$ and $f_{\mathrm{s}}$ are the ADC power consumption and the sampling frequency, respectively. ENOB is an effective number of bits. In this brief, it is given by ENOB = (SNR[dB] - 1.76)/6.02. Here we assume that the sampling period of the $N_{\mathrm{SAR}}$-bit SAR ADC is $T_{\mathrm{SAR}}=1 / f_{\mathrm{SAR}}=$ $T_{\mathrm{S} / \mathrm{H}}+N_{\mathrm{SAR}} T_{\text {comp }}$, where $T_{\mathrm{S} / \mathrm{H}}$ and $T_{\text {comp }}$ are the time to sample-and-hold the input and the time for one comparison, respectively. We also assume that for the SAR ADC the energy consumption for one $\mathrm{A} / \mathrm{D}$ conversion is given by $E_{\mathrm{SAR}}=$ $P_{\mathrm{ADC}, \mathrm{SAR}} T_{\mathrm{SAR}}=E_{\text {other }}+N_{\mathrm{SAR}} E_{\text {comp }}$, where $E_{\text {comp }}$ is the energy required for one bit decision in the comparator. $E_{\text {other }}$ is the rest energy for one $\mathrm{A} / \mathrm{D}$ conversion, which is composed mainly of CDAC driver and $\mathrm{S} / \mathrm{H}$ circuits in the SAR ADC. We suppose that $N_{\mathrm{SAR}} E_{\mathrm{comp}}=a E_{\mathrm{SAR}}$ and $E_{\text {other }}=(1-a) E_{\mathrm{SAR}}(0<a<1)$. Assuming $T_{\mathrm{S} / \mathrm{H}}=c T_{\mathrm{SAR}}(0<c<1)$, for the typical $N_{\mathrm{SAR}}$-bit SAR ADC, the FoM is given by

$$
\begin{equation*}
\mathrm{FoM}_{\mathrm{SAR}}=\frac{P_{\mathrm{ADC}, \mathrm{SAR}}}{f_{\mathrm{SAR}} \cdot 2^{\mathrm{ENOB}}}=\frac{N_{\mathrm{SAR}} T_{\mathrm{comp}}}{1-c} \frac{P_{\mathrm{ADC}, \mathrm{SAR}}}{2^{\mathrm{ENOB}}} . \tag{14}
\end{equation*}
$$

For the proposed SR SAR ADC, on the other hand, the number of comparisons becomes $N_{\mathrm{SAR}}+2^{N_{\mathrm{SR}}}-1$. Among these bit decisions, in the SR part the CDAC switches are fixed to have a constant $V_{\text {CDAC }}$. Thus even with the additional SR comparisons, $E_{\text {other }}$ is not changed from the typical SAR ADC case, while the comparator consumes more energy for additional comparisons. The energy consumption of the comparator is in a trade-off relationship with its noise. Generally speaking, when we make the input-referred noise of the comparator $\times b(b>0)$, for the same speed, the comparator energy consumption becomes $\times b^{-2}$ according to [2]. In other words, if we want lower noise, we need to consume more energy in the comparator. Thus the total energy consumption of the SR SAR ADC for one $\mathrm{A} / \mathrm{D}$ conversion is $E_{\mathrm{SR}}=$
$E_{\text {other }}+b^{-2} E_{\text {comp }}\left(N_{\mathrm{SAR}}+2^{N_{\mathrm{SR}}}-1\right)$. Consequently, the FoM of the proposed SR SAR ADC is given by

$$
\begin{align*}
& \mathrm{FoM}_{\mathrm{SR}}=\frac{E_{\mathrm{SR}}}{2^{\mathrm{ENOB}}} \\
& =\frac{N_{\mathrm{SAR}} T_{\mathrm{comp}}}{1-c} \frac{P_{\mathrm{ADC}, \mathrm{SAR}}}{2^{\mathrm{ENOB}}}\left\{1-a+\frac{a}{b^{2}}\left(1+\frac{2^{N_{\mathrm{SR}}}-1}{N_{\mathrm{SAR}}}\right)\right\} . \tag{15}
\end{align*}
$$

Here we assume that the power consumed by additional circuit blocks such as a counter is negligible. As a sanity check, when $N_{\mathrm{SR}}=0$ and $b=1$, which means that the circuit is operating as a simple SAR ADC, (15) is equivalent to (14). Sweeping $N_{\mathrm{SR}}$, the value $\mathrm{FoM}_{\mathrm{SR}} /\left(P_{\mathrm{ADC}, \mathrm{SAR}} T_{\text {comp }}\right)$ of the proposed SR SAR ADC is plotted in Fig. 4 for two cases where $N_{\text {SAR }}=10$ and $N_{\mathrm{SAR}}=12 . \sigma=\Delta / \sqrt{12}$ comparator noise is used for $N_{\mathrm{SAR}}=10$ and $\sigma=\Delta /(4 \sqrt{12})$ is used for $N_{\mathrm{SAR}}=12$ where $\Delta$ is 1 LSB of a 10 -bit ADC , so that the original comparator has the input-referred noise comparable to the quantization noise. In the following experiments, we use $b=2$ to assume the use of a lower-power but larger-input-referrednoise comparator for the proposed SR SAR ADC. $a=0.3$ and $c=0.125$ are reasonably assumed with reference to [1], [15]. The ENOB in (15) was obtained with the analysis in Sect. III as well as with behavioral simulations. For behavioral simulations, as the random noise is involved, the average value of 128 simulation results is plotted for each point. Two results perfectly agree with each other in both cases, which proves the feasibility of the analysis. For the typical SAR ADC with $b=1$ and $N_{\mathrm{SR}}=0$, the ENOB in (14) was also obtained and $\mathrm{FoM}_{\mathrm{SAR}} /\left(P_{\mathrm{ADC}, \mathrm{SAR}} T_{\text {comp }}\right)$ values are indicated with dotted lines on the same graph. The proposed SR SAR ADC achieves the optimum FoM at $N_{\mathrm{SR}}=4$ when $N_{\mathrm{SAR}}=10$ and at $N_{\mathrm{SR}}=5$ when $N_{\text {SAR }}=12$, which is more power efficient than the SAR ADC without the SR operation. Fig. 5 shows the dependence on the parameters $a$ and $c$. Supposing that $T_{\text {comp }}$ is fixed by the comparator design, the FoM becomes worse when $c$ increases as it simply slows down the sampling rate. When $a$ increases, which means that the comparator power is more dominant in the ADC, the optimum $N_{\mathrm{SR}}$ shifts to a lower value.

Fig. 6 plots the SNR versus the standard deviation of the comparator input-referred noise $\sigma$ normalized by 1 LSB of the 10 -bit ADC $\Delta$. The cross marks and triangles show the cases without and with the redundancy ${ }^{1}$, respectively. As expected, the SNR changes like a bell-shaped curve [4], which has a peak
when $\sigma$ is a certain non-zero value. Specifically, the SNR is optimal when $\sigma$ is close to $\Delta$ in both cases.
For the performance comparison, the SNR of the 10-bit SAR ADC using majority voting technique [16] is simulated and plotted with circles on the same graph by sweeping $\sigma$. Here, both in our SR SAR and the majority voting SAR ADCs, the total number of comparisons is the same. Based on the measured performance described in [16], the input-referred noise of their comparator is estimated to be $\sigma=1.65 \Delta$. At this design point, the SNR of the proposed SR SAR ADC without redundancy is slightly below the SNR of the majority voting technique, while with redundancy it improves to the better value though it requires one more additional bit decision. In addition, by decreasing the comparator noise with some more power, the proposed SR SAR ADC becomes advantageous at around the peak of the bell-shaped curve. As the proposed SR SAR ADC in this comparison is an 8-bit architecture while the majority voting technique uses a 10 -bit one, assuming the same power consumption in the comparator with the same number of total comparisons, the proposed technique is expected to be lower power with better SNR, which leads to better FoM at this design point. Interestingly, in the SR SAR ADC, suppressing the noise too much reduces the SNR, while in the majority voting its SNR monotonically improves with smaller noise. This phenomenon clearly demonstrates the effect of the SR that helps to improve the SNR of a nonlinear system with proper intensity of noise, which does not appear in the majority voting. For both schemes, repeating decisions with a too-low-noise comparator is not an efficient choice, as the lowernoise comparator usually requires more power and the SNR improvement is limited even with additional comparisons.

To find the optimal design point, Fig. 7 plots the analysis results of the SNR and $\mathrm{FoM}_{\mathrm{SR}} /\left(P_{\mathrm{ADC}, \mathrm{SAR}} T_{\text {comp }}\right)$ by sweeping $N_{\mathrm{SR}}$ and $\sigma$ for $N_{\mathrm{SAR}}=10$ as an example. For FoM calculation, $a=0.3$ and $c=0.125$ are used as in Fig. 4. To take into account the trade-off between the comparator power and its noise, we change the value of $b$ along with $\sigma$ based on $b=\sigma /(\Delta / 2 \sqrt{12})$ where $\Delta$ is 1 LSB of a 10 -bit ADC. As shown in Fig. 7(a), when $\sigma$ is close to $\Delta$, the SNR improves along with $N_{\text {SR }}$ but the improvement slows down at large $N_{\text {SR }}$ where a huge number of comparisons is required. Fig. 7(b) shows that the optimum FoM is achieved at $N_{\text {SR }}$ where the ENOB improvement is still significant with reasonable number of additional comparisons. When $\sigma$ is too small the SNR does not increase with $N_{\mathrm{SR}}$, because here the residue voltage from the CDAC plus the noise can hardly cross the threshold in the SR part. In consequence, as we can not obtain meaningful statistical information, the SR part does not contribute to improve the SNR with too small comparator noise.

## V. Conclusion

In this brief, we analyzed the performance enhancement of the SAR ADC by introducing the concept of SR. The results of the analysis and the simulation reveal that with the proposed SR SAR ADC we can achieve better FoM by using a higher-input-referred-noise but lower-power comparator.
${ }^{1}$ To introduce 1-bit redundancy, we used the CDAC weight vector of [127 $64321684211]$ for the 8 -bit A/D conversion.

## References

[1] T. Iizuka, H. Xu and A. Abidi, "A Tutorial on Systematic Design of CMOS A/D Converters: Illustrated by a $10 \mathrm{~b}, 500 \mathrm{MS} / \mathrm{s}$ SAR ADC with 2 GHz RBW," in Proc. IEEE Eur. Solid-State Circ. Conf., Sep. 2021.
[2] H. Xu and A. Abidi, "Analysis and Design of Regenerative Comparators for Low Offset and Noise," IEEE Trans. Circuits Syst. I, vol. 66, no. 8, pp. 2817-2830, Apr. 2019.
[3] R. Benzi, A. Sutera, and A. Vulpiani, "The mechanism of stochastic resonance," J. Phys. A: Math. Gen., vol.14, no.11, L453, Apr. 1981.
[4] L. Gammaitoni, P. Hanggi, P. Jung, and F. Marchesoni, "Stochastic resonance," Rev. Mod. Phys., vol. 70, no. 1, pp. 223-287, Jan. 1998.
[5] J. Grohs, S. Apanasevich, P. Jung, H. Issler, D. Burak and C. Klingshirn, "Noise-induced switching and stochastic resonance in optically nonlinear CdS crystals," Phys. Rev. A, vol. 49, no. 3, pp. 2199-2202, Mar. 1994.
[6] A. Simon and A. Libchaber, "Escape and synchronization of a Brownian particle," Phys. Rev. Lett., vol. 68, no. 23, pp. 3375-3378, Jun. 1992.
[7] RN. Mantegna and B. Spagnolo, "Stochastic resonance in a tunnel diode," Phys. Rev. E, vol. 49, no. 3, pp. R1792-R1795, Mar. 1994.
[8] A.D. Hibbs, A.L. Singsaas, E.W. Jacobs, A.R. Bulsara, J.J. Bekkedahl and F. Moss,"Stochastic resonance in a superconducting loop with a Josephson junction, " J. Appl. Phys., vol. 77, no. 6, pp. 2582-2590, Mar. 1995.
[9] A. Longtin, A. Bulsara, D. Pierson and F. Moss, "Bistability and the dynamics of periodically forced sensory neurons," Biol. Cybern., vol. 70, pp. 569-578, Apr. 1994.
[10] R. Shibata, Z. Xu, Y. Hotta, H. Tabata and T. Iizuka, "A ChargeRedistribution Multi-Bit Stochastic-Resonance ADC Enhancing SNDR for Weak Input Signal," in Proc. IEEE Int. Symp. on Circuits and Syst., pp. 3224-3228, 2022.
[11] I. A. Bangsa, D. P. N. Mul and W. A. Serdijn, "Stochastic Resonance Mixed-Signal Processing : Analog-to-Digital Conversion and Signal Processing Employing Noise," in Proc. IEEE Int. Symp. Circuits Syst., pp. 1-5, 2018.
[12] L. Chen, X. Tang, A. Sanyal, Y. Yoon, J. Cong and N. Sun, "A 0.7-V $0.6-\mu \mathrm{W} 100-\mathrm{kS} / \mathrm{s}$ Low-Power SAR ADC With Statistical EstimationBased Noise Reduction," IEEE Journal of Solid-State Circuits, vol. 52, no. 5, pp. 1388-1398, May 2017.
[13] P. Harpe, E. Cantatore and A. van Roermund, "A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step," in IEEE Journal of Solid-State Circuits, vol. 48, no. 12, pp. 3011-3018, Dec. 2013.
[14] H. Zhuang et al., "A Second-Order Noise-Shaping SAR ADC With Passive Integrator and Tri-Level Voting," in IEEE Journal of Solid-State Circuits, vol. 54, no. 6, pp. 1636-1647, Jun. 2019.
[15] T. Miki et al., "A $4.2 \mathrm{~mW} 50 \mathrm{MS} / \mathrm{s} 13$ bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques," in IEEE Journal of Solid-State Circuits, vol. 50, no. 6, pp. 1372-1381, Jun. 2015.
[16] M. Ahmadi and W. Namgoong, "Comparator Power Reduction in LowFrequency SAR ADC Using Optimized Vote Allocation," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 11, pp. 2384-2394, Nov. 2015.
[17] Oliver C. Ibe, "Fundamentals of Applied Probability and Random Processes," Academic Press, pp. 111-166, 2005.


[^0]:    Manuscript received April 19, 2005; revised August 26, 2015.
    This work is supported in part by the Institute for AI and Beyond, the University of Tokyo and in part by JST, CREST Grant Number JPMJCR19K2 and KAKENHI Grant Number JP21H03406.
    R. Shibata is with the Department of Electrical Engineering and Information Systems, the University of Tokyo, Tokyo 113-0032, Japan (e-mail: shibata@silicon.t.u-tokyo.ac.jp).
    Y. Hotta is with the Department of Electrical Materials and Engineering, University of Hyogo, Hyogo, 671-2280, Japan (e-mail: hotta@eng.uhyogo.ac.jp).
    H. Tabata is with the Department of Bioengineering, The University of Tokyo, Tokyo, 113-8656, Japan (e-mail: tabata@g.ecc.u-tokyo.ac.jp).
    T. Iizuka is with Systems Design Lab., School of Engineering, the University of Tokyo, Tokyo 113-0032, Japan (e-mail: iizuka@vdec.u-tokyo.ac.jp).

