DOCUMENT RESUME

ED 370 974 TM 021 535

AUTHOR Biswas, Gautam; And Others

TITLE Assessing Design Activity in Complex CMOS Circuit

Design.

INSTITUTION Vanderbilt Univ., Nashville. Learning Technology

Center.

SPONS AGENCY Office of Naval Research, Arlington, Va.

PUB DATE 4 Mar 94

CONTRACT N00014-91-J-1680

NOTE 55p.

PUB TYPE Reports - Evaluative/Feasibility (142)

EDRS PRICE MF01/PC03 Plus Postage.

DESCRIPTORS Classification; Cognitive Processes; Computer

Simulation; *Computer Software Development; Computer System Design; *Designers; *Design Requirements; Educational Assessment; *Evaluation Methods; Models;

*Problem Solving; Protocol Analysis

IDENTIFIERS *Digital Circuits; Expertise

ABSTRACT

This report characterizes human problem solving in digital circuit design. Protocols of 11 different designers with varying degrees of training were analyzed by identifying the designers' problem solving strategies and discussing activity patterns that differentiate the designers. These methods are proposed as a tentative basis for assessing expertise in digital design. Throughout, it is argued that a comprehensive model of human design should integrate a variety of strategies, which until now have been proposed as individually sufficient models of human design problem solving. An automated tool for design and its assessment is described. This computerized tool will have a problem-description browsing tool, a high-level formalization and simulation tool, and circuit-diagram drawing and circuit-simulating tools. An appendix contains an example of the design process with four tables, one figure, and a distribution list. (Contains 20 references.) (Author/SLD)

30 of 30 of



Reproductions supplied by EDRS are the best that can be made

ماد

from the original document.

U.S. DEPARTMENT OF EDUCATION
Office of Educational Research and Improvement
EDUCATIONAL RESOURCES INFORMATION
CENTER (ERIC)

- This document has been reproduced as received from the person or organization originating it.
- Minor changes have been made to improve reproduction quality
- Points of view or opinions stated in this document do not necessarily represent official OERI position or policy



Assessing Design Activity in Complex CMOS Circuit Design

Gautam Biswas, Susan R. Goldman, Doug Fisher,

Bharat Bhuva, and Grant Glewwe

Vanderbilt University

Technical Report

March, 1994

Reproduction in whole or part is permitted for any purpose of the United States Government.

This research was sponsored by the Cognitive Science Program of the Office of Neval Research, under Grant Number N00014-91-J-1680, Contract Authority Identification Number NR4421571—03.

Approved for Public Release; Distribution Unlimited.

BEST COPY AVAILABLE

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for information Operations and Reports, 1215 Jefferson Collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for information Operations and Reports, 1215 Jefferson Collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for information Operations and Reports, 1215 Jefferson Collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for information, DC 20203.

Davis Highway, Suite 1204, Arlington, VA 22202-4302		Budget, Paperwork Reduction Proj	ect (0704-0188), Washington, DC 20503.	
1. AGENCY USE ONLY (Leave blank)	ONLY (Leave blank) 2. REPORT DATE 3. REPORT TYPE AND DATES COVERED			
	1994 March 01	Technical Rep	ort 5/1/91 - 12/31/93 5. FUNDING NUMBERS	
4. TITLE AND SUBTITLE		7 Cimenia Decies	5. FUNDING NUMBERS	
Assessing Design Activ	ity in complex cmos	S CIrcuit Design	G - N00014-91-J-1680	
6. AUTHOR(S)	· · · · · ·		C - NR442157103	
Gautam Biswas, Susan R		sher,		
Bharat Bhuva, and Gran	t Glewwe			
7. PERFORMING ORGANIZATION NAME	(S) AND ADDRESS(ES)		8. PERFORMING ORGANIZATION	
Learning Technology Ce			REPORT NUMBER	
Vanderbilt University			94-2	
Box 45 Peabody			94-2	
Nashville, TN 37203				
9. SPONSORING/MONITORING AGENC	V NAME(S) AND ADDRESS(E	<u> </u>	10. SPONSORING / MONITORING	
		-•	AGENCY REPORT NUMBER	
Cognitive Science Prog				
Office of Naval Resear	ch			
800 N. Quincy Street Arlington, VA 22217-5	000			
11. SUPPLEMENTARY NOTES				
11. SUPPLEMENTARY NOTES	•			
		_		
12a. DISTRIBUTION / AVAILABILITY STA	TEMENT		12b. DISTRIBUTION CODE	
Approved for public re	lasaat distributio	n unlimited		
Approved for public re	tease, distribution	ii diilimited		
13. ABSTRACT (Maximum 200 words)				
This shames sharestories	o human problem colv	ing in digital curcuit	design. We analyze proto-	
colo of designers with va	s ituitian problem solv	ng identifying probl	em solving strategies used	
by these designers discu	se activity patterns that	t differentiate design	ers, and propose these as a	
by these designers, discuss activity patterns that differentiate designers, and propose these as a tentative basis for assessing expertise in digital design. Throughout, we argue that a compre-				
hensive model of human	design should integra	te a variety of strates	ries, which heretofore have	
hensive model of human design should integrate a variety of strategies, which heretofore have been proposed as individually sufficient models of human design problem solving. We close by				
describing an automated tool for design and its assessment.				
describing an automated	0			
<u> </u>				
14. SUBJECT TERMS			15. NUMBER OF PAGES	
assessment, expertise, design			26	
assessment, expertise	, deoren		16. PRICE CODE	
47 CECUDITY CLASSICISATION 140	SECURITY CLASSIFICATION	19. SECURITY CLASSIF	ICATION 20. LIMITATION OF ABST	
17. SECURITY CLASSIFICATION 18. OF REPORT	OF THIS PAGE	OF ABSTRACT	LV, ENTITY TOTAL OF MUST	

Unclassified

Unclassified

Assessing Design Activity in Complex CMOS Circuit Design*

Gautam Biswas, Susan R. Goldman, Doug Fisher, Bharat Bhuva, and Grant Glewwe[†]

Vanderbilt University
Nashville, Tennessee 37235

Tel. (615)343-6204, (615)322-8070 e-mail: biswas@vuse.vanderbilt.edu

March 1, 1994

Abstract

This chapter characterizes human problem solving in digital circuit design. We analyze protocols of designers with varying degrees of training, identify problem solving strategies used by these designers, discuss activity patterns that differentiate designers, and propose these as a tentative basis for assessing expertise in digital design. Throughout, we argue that a comprehensive model of human design should integrate a variety of strategies, which heretofore have been proposed as individually sufficient models of human design problem solving. We close by describing an automated tool for design and its assessment.

[†]Herman Vandermolen, Julio Ortega, Carolyn James, Laura Novick, and Olin Campbell were part of the ONR project group and made significant contributions to this project.



^{*}Supported by Office of Naval Research grant: N00014-91-J-1769.

1 Overview

Cognitive diagnosis of expertise relies on having a characterization of expertise in the domain. The focus of our work is on the design of digital circuits. In this domain, previous work was limited either to analog circuits or to much simpler elements of circuit design than that involved in the complex circuits we were interested in. However, the design of complex circuits allowed greater possibilities for observing multiple levels of expertise as well as individual differences in design problem solving. In earlier work (James, Goldman, Vandermolen, 1993; Vandermolen, etc.), we had focused on the design of a simpler digital circuit and the need for a richer design problem became apparent. Our investigation of complex digital circuit design had two major goals: to identify characteristics of design problem solving in this domain, and to determine how to appropriately characterize and differentiate among individuals using different design problem solving processes. When designing complex circuits, expert designers attempt to catch flaws as early in the design process as possible. Hence, we were interested in characterizing the processes involved in producing the final design, as well as the completeness and correctness of the final design itself.

We begin by describing a framework for analyzing design processes. Our empirical work uses this framework to analyze the design processes of subjects with varying levels of experience. However, from a cognitive diagnosis perspective, process assessment is resource intensive and it would be nice if classification of individuals could be solely based on the final product. We evaluate the relative information supplied by process and product characterizations for classification of expertise. We conclude that both process and product measures provide important information. We describe the design of an automated tool for collecting process and product information so as to make such assessment tractable on a wide scale.

2 Introduction to Engineering System Design

Engineering system design maps a specified function onto a realizable physical structure [Tong and Sriram, 1992]. This typically requires that the functional specification



of a system be decomposed, components be identified that satisfy various subfunctions, and that these components by integrated in a way that satisfies the overall system specification. Brown and Chandrasekaran [1986] and Sriram [1986] classify design tasks as follows.

- 1. Routine design is indicated when effective problem decompositions are known, the mapping from subfunctions to physical components is clear, and the task is to select the most appropriate set of components that optimize well-established criteria.
- 2. Innovative design assumes that top-level functional decompositions are known, but the physical realizations of subfunctions requires considerably more effort, such as constructing a solution from scratch, or making substantial functional and structural modifications to a known solution.
- 3. Creative design is called for when the functional specification is open-ended and/or ill-specified, effective decompositions are unknown, and the designer must evaluate a number of different options to determine an appropriate design plan.

This was proposed as a taxonomy of design tasks, but we feel that it better describes design tasks conditional on abilities of a designer. For example, the design of digital circuitry such as a network controller, is likely to be routine to a designer with considerable experience on such problems. In contrast, persons who are knowledgeable of circuit design and understand controller functionality, but have little experience designing such controllers are likely to take an innovative design approach. Functional decomposition will be easily achieved, but considerable effort will be expended in picking and composing suitable components to satisfy the overall functionality. Lastly, subjects who understand the domain of digital circuits and systems but have no experience in performing complex design, may try a number of decompositions and build subfunctionalities incrementally by trial and error. This is best characterized as creative design.

In sum, a routine task for an expert may well be a creative design task for a novice. We believe that characteristics of routine, innovative, and creative design process, as



well as characteristics of the final design, are important in assessing the expertise of designers. We distinguish three broad levels of design activity.

- 1. Design activities at the function level study the specifications of a system and generate functional units that collectively meet the required specifications.
- 2. The transition level includes design activities that look to functional units and decide how to implement them as artifacts (e.g., gates and higher level blocks such as shift registers and counters). Actions at this level may also guide the coordination of component artifacts so that higher-level functionality is satisfied.
- 3. Implementation level activities deal with the actual generation of the artifact. In complex design problems this often happens in stages, for example, simulation, testing, and evaluation of partial designs.

These levels are closely tied to our earlier classification of design tasks: routine design is revealed by ease in addressing subtasks at each of the function, transition, and implementation levels; innovative design is suggested by behavioral determinism by a designer at the function level, but nondeterminism at the transition and implementation levels; designers with difficulty at each level are, by virtue of their apparent abilities, performing creative design. The activities occurring at these levels constitute indices of design problem solving processes. The final result of these processes can be evaluated to determine whether the design meets the necessary circuit specifications.

3 Expertise in Design

The previous section distinguished function, transition, and implementation levels; these relate design activities to views or abstractions of the particular system being designed. Researchers have also described orthogonal g: dients that characterize the cognitive processes of the designer, independent of the artifact being designed. For example, Korpi, Greeno, and Jackson [1991] model design problem solving with two spaces: (a) the problem construction space, and (b) the design construction space. The



problem construction space is populated by what they call senior managers who guide the design and do most of the high level planning. The design construction space has middle managers, who act as facilitators in deciding what part of the design to work on and also assess the goodness of an emerging solution, and builders who actually perform the detailed design tasks. Similarly, Goel and Pirolli [1991] look upon design activity in two parts: (a) the focus of the activity (monitoring, development, etc.), and (b) the problem solving step being executed, which includes a set of operators, such as add, modify, evaluate, propose, and request. Ullman et al. [1988] do not differentiate a small number of discrete levels of cognitive processing, but they nonetheless posit that designers manipulate behavioral episodes at varying levels of detail.

In our work, we have found two descriptive levels of reasoning sufficient: the strategy and unit operator levels. This chapter focuses exclusively on activity at the strategic level, roughly corresponding to the high-level management activities of Korpi, Greeno, and Jackson (1991). This and other work suggests high-level problem-solving strategies that might populate this space.

- Designers often rely on a decomposition strategy that decomposes a complex design task into smaller subtasks until they are directly solvable. Examples of design systems that employ decomposition are Hi-Rise [Maher, 1988] and R1 [McDermott, 1982].
- 2. A transformation/refinement strategy converts initial specifications into a final design solution through a sequence of primitive operator applications in some formal representation scheme (e.g., shape grammars [Mitchell and Stiny, 1978]).
- 3. A case-based strategy assumes that a catalog of previous design solutions is stored in memory; a new design problem prompts the designer to search through this catalog, and select one or more designs that best match the characteristics of the goal design. Examples of case-based approaches to design include the Bogart system [Mostow, Barley, and Weinrich, 1989] and Struple [Zhao and Maher, 1988].

Most automated design systems and studies of the human design process have tended to focus on one strategy. In contrast, Maher [1990] discusses the relevance of all



three strategies to design and states "the value in identifying multiple models of design lies in the richness of the representation of design knowledge and experience provided by each and in the ability to choose a model that more closely fits the knowledge readily available for the domain being considered." For example, a designer may decompose a specification, access previously constructed components or cases that best match the subfunctions identified through decomposition, and transform these cases into new component structures that perfectly fit the requirements of the new system being designed. Thus, all three strategies may be present in the solution of a single design problem.

We hypothesize the presence of each of these strategies in designers. The possibility of multiple strategies in a single design solution provides a much richer framework for characterizing the reasoning methods that designers employ in complex design problem solving. We look upon design as an application of reasoning processes that start at the function level, go through a transition level, and produce an implementation-level description of the artifact. Several strategies can be applied in this process. The directedness with which these strategies are employed and coordinated is indicative of routine, innovative, or creative design, and we believe, can serve as a basis for assessing a designer's expertise relative to a design problem or class of problems.

4 Complex Circuit Design

Our objective is to determine whether designers employ multiple problem-solving strategies, and if so, what is the interaction of these strategies across levels of expertise. We have selected circuit design as a testbed for these studies. In particular, consider the problem of designing a network controller, which coordinates communications between computers that are linked by cable. A more complete specification is given in Appendix A. Our experience with this and similar problems suggested numerous activities that would be observed across a range of designers. We classify these activities into the function, transition, and implementation levels as introduced earlier.



4.1 Function Level

A complex circuit is usually made up of many functional blocks. The design task is eased considerably if the designer identifies these blocks. Functional blocks may or may not be independent, but nonetheless their identification is generally critical. Based on our experience, a natural solution to the network controller problem would identify many functional components, including a serial-to-parallel buffer, busy bit logic, and a system state buffer (idle or sending). The activities that designers demonstrate in this process are generally best characterized by decomposition strategies.

A second functional activity is to coordinate functional blocks. Typically, this takes the form of a flow chart, state machine, or signal-flow diagram. An example of a flowchart for the network controller is shown in Fig. 1. In general, flowcharts and similar structures are used by designers to explicate interactions between modules. In a network controller these interactions typically relate to signals between components; communication between components must be coordinated if overall functionality is to be correct. The construction of an intermediate form (IF) of the circuit such as a flowchart is evidence of a designer's global plan for further design.

<Figure 1 about here>

4.2 Transition Level

The next step for the designer is to implement each of the functional blocks and to coordinate these implementations. A number of different strategies are possible. Very often, designers use the transformational strategy of iterative addition or refinement by picking a core functionality, implementing this functional block in some way, and then implementing functions around this core block until a complete design is obtained.

In contrast, experienced designers may be reminded of a more complete prototype and exploit a block diagram representation of that prototype system. This case-based strategy is typically augmented by a transformational strategy of iterative refinement, where local changes to the prototype are made until it satisfies the required specifications.



In still other cases, after constructing a global plan for the solution of a system, the designer may find that certain component functions require further decomposition due to their complexity. Component functions may be decomposed in this manner until functions corresponding to known physical components are produced. More generally, however, there is considerable room for variance in the level of abstraction at which decomposition stops. For example, decomposition may continue down to basic logic functions that can be implemented as gates, or it may stop at more complex functions that are implementable as physical components such as shift registers, counters, or multiplexers.

4.3 The Implementation Level and Interactions between Levels

Finally, at the implementation level physical components are being manipulated. These manipulations often introduce interactions between components that were not anticipated at the function and transition levels. In some cases, interactions can be patched immediately at the implementation level, whereby additional physical components are linked in to overcome an undesirable interaction. Patches may be deferred as well; a designer may feel that an interaction can be patched, but it is best to await implementation of other functional blocks. Patching is best viewed as the transformational problem solving strategy. In other cases, a designer may return to the function level, abandon all or part of a previous decomposition, and reanalyze the system or part of it at the function level. This is symptomatic of creative design.

In sum, the design process may not be a single, clean iteration through the function, transition, and implementation levels. Furthermore, we expect that more than one of the problem solving strategies that we discussed – decomposition, transformational, and case-based – will be used.

5 Characterizing Circuit Designers

There are several questions implied by our discussion that are relevant to the characterization of circuit designers.



5.1 Characteristics of the Function Level

Questions stemming from our discussion of the function level are:

- 1. How much does a designer's function level description cover the system's overall required functionality?
- 2. Does the designer organize functional units into an intermediate form, and if so, what is it (e.g., flow chart)?
- 3. Collectively, does the functional decomposition and intermediate form indicate that the designer is employing a global plan to implement the circuit.

Our experience suggests that designers producing intermediate forms tend to produce better and quicker designs than those that do not do this sort of planning. For complex designs this process is likely to happen through a series of functional decompositions. More experienced designers are likely to be reminded of prototypes that they will employ to cover one or more functional blocks. Experienced designers also tend to spend more time in functional planning and decomposition producing greater functional detail; this behavior makes the transition process quicker and more concise.

In sum, we define the following features for characterizing strategic design activity at the function level:

- Number of components the designer considered
- Type of Intermediate Form (IF) generated (e.g., flowchart).
- Number of the Components in the Intermediate Form.
- Amount of detail the designer introduced into the Intermediate Form.
- Global Plan.

The amount of detail in the intermediate form can range from low, medium to high. The greater the amount of detail the more strategic planning the user has done at the function level. Global plan refers to whether the designer explicates some form of global strategy in generating the design.



5.2 Characteristics of the Transition Level

Questions of a transitional nature include:

- 1. What strategies (decomposition, transformational, case-based) does the designer use after constructing an intermediate form?
- 2. If the designer employs further decomposition, then at what level of detail does decomposition stop?
- 3. If a transformational strategy of iterative addition or refinement is used, then what functional component is selected as the core component?

At this level, observations are made as to whether the designer specifies a prototype design that covers a number of functional units, or starts implementation on a single functional block and then includes others. Note that the designer may start with a complete prototype, partial prototypes, a single core component, the first unit in a sequence, or a random component. Designers who separate out the individual functional blocks that make up the designed circuit during the transition level and explicitly define the required communication signals between the blocks are usually more successful in generating correct and complete designs. The modularity created allows the designer to simulate and evaluate the current circuit with much less effort than a single large circuit.

The following characteristics are defined to analyze behavior at the transition level:

- Did the designer pick on a core component for the design?
- Did the designer use case-based reasoning and prototypes?
- How much detail did the designer incorporate during decomposition?
- What kind of signal definitions did they generate to connect individual functional blocks?



5.3 Characteristics of the Implementation Level

Questions at the implementation level include:

- 1. What complexity of physical components does the designer use to implement functional blocks? These may be high-level components, such as registers, or low-level gates. In some cases, a designer assumes custom components, which cannot be taken 'off-the-shelf', but which nonetheless are easily implementable.
- 2. Does the designer check for problematic interactions concerning timing of signal interactions between components, and if so, are these checks made locally within a single functional block, or globally across functional blocks?
- 3. How does the designer correct undesirable interactions? Does the designer patch problems immediately, or does the designer defer patching, partially or entirely until other blocks are implemented? Does the designer simply abandon an evolving design in the face of complications?

A primary characteristic here relates to the specific strategy employed by the designer in generating the implementation. Choice of higher level prototype blocks (e.g., multiplexor) and custom components (9-bit shift register) that simplify design are indicative of higher levels of expertise. Iterative refinement and improving the design implementation by making local patches with global verification is better than employing iterative additions which implies implementation one block at a time and a complete evaluation of the emerging design with the addition of each block.

Partial checking and postponement of refinement to account for later interactions amongst functional blocks is indicative of higher levels of expertise. This produces greater efficiency because a designed block does not have to be repeatedly redesigned after new dependencies are discovered during implementation.

The following summarize the features used for analyzing behavior at the implementation level:

- The strategy employed,
- Use of high level components,



- Use of custom components,
- Interaction checks between modules, and
- Method of problem resolution.

6 Experimental Study

We administered the network controller problem to eleven subjects. Three were considered experts. One is a faculty member at Vanderbilt University, but he has designed digital systems for industrial applications (S8). The second expert works in the communications technology industry (S7). The third expert is a graduate student with extensive CMOS digital circuit design in industry (S11). Two subjects, S4 and S10, had related industrial experience, but neither could be considered to be experts in complex circuit design. Four subjects (S2, S5, S6, and S9) are graduate students with little or no professional design experience. The other two subjects were seniors in our undergraduate program at Vanderbilt university. They both had completed a senior level course in digital circuit design. However, subject S3 was regarded as a high performing student, whereas S1 was considered to be average in academic performance.

6.1 Protocol Analysis

The subjects were given a hardcopy of the problem description (see Appendix A), and asked to develop their solution with pencil and paper. They were requested to think aloud as they developed their solution, and the entire session was videotaped. The subjects could use any material (notes, books, etc.) that they felt would assist them in generating a solution. A complete transcript of each session was generated.

Later a group of raters (Biswas, Glewwe, Bhuva) studied the tapes, transcripts, and the subjects' written output. To encode strategic activity, we used the following two-step process to analyze subjects' data:

1. In Step 1, we encoded the implementation-level blocks created by the subjects, and the sequence in which they added, deleted, and modified blocks as



they went through the design process. In other words, this trace records the designer's activities at the implementation level. Most implementation level blocks originated from a function-level description and retain the same name as the functional block (e.g., serial-to-parallel buffer). Subjects usually put down this name when they drew this block as part of the implementation on paper, or they verbally expressed the name of the block as they drew it on paper.

2. In Step 2, we used the Step 1 trace and information from the tapes and transcripts to answer the set of questions that define our framework for characterizing design activity (discussed in Section 4). This provides information that describes strategic level behavior of subjects at the function, transition, and implementation levels.

The trace generated in Step 1, in addition to providing information for creating Step 2, also helps us check the correctness of the design. If the subject has errors in the design, the trace helps us understand where and how a subject went wrong. In combination with the Step 1 trace, it helps determine the subject's characteristics, such as (a) did the subject attempt to pick up higher level blocks and off-the-shelf components to simplify the design, (b) did the subject implement more at the gate level, (c) if so, did the subject try and optimize the design in terms of the number of gates, and (d) did the subject think about chip design in component selection.

The Step 2 trace is the key to recognizing levels of expertise. The sequence of reasoning methods applied at the function, transition, and implementation levels is a key indicator. For example, two designers may produce the same final solution. The first designer may employ case-based reasoning methods to generate a complete prototype system, while a second designer may not have access to a ready-made prototype model. Therefore, this designer uses function-level description to understand what is required, and then completes his/her design primarily from first principles. The first designer's Step 2 trace will show function-level activity, followed by transition-level activity, and then implementation-level activity. The second designer's Step 2 trace is likely to demonstrate back-and-forth activity between the function, transition, and implementation levels. Circuit implementation is likely to occur more by incremental

additions.

6.2 Process Characteristics

The dimensions described in Section 4 were applied to analyze the Step 2 behavioral characterization of the 11 subjects. Tables 1-3 summarize the individual behaviors along the function, transition, and implementation levels, respectively.

<Table 1 about here>

Table 1 shows the evaluation of each subject at the function level. For this analysis, we assumed a normative solution, consisting of 7 functional blocks, and an intermediate form given by the flowchart in Figure 1. This constitutes the 'gold standard' against which we compared subject solutions. We were interested in assessing how close to this solution each subject came. Because subjects might differ in the number and organization of functional blocks from the norm, we developed an algorithm for counting the amount of 'functional' overlap. If a designer defines a functional block that covers more than one of the 7 specified blocks, all 'covered' blocks in the normative solution are counted as considered. If the designer uses finer-grain blocks than the ones specified, a set of finer-grain blocks are counted as a larger normative block if the designer effectively 'implements' this block with appropriate links between the finer grained blocks. For example, subject S3's functional description covered 6 blocks of the normative solution.

In addition, Table 1 differentiates between the number of functional blocks initially considered (obtained from recorded protocols), and the number of blocks that were represented in the final intermediate form; these are given in columns 1 and 3, respectively. Other features used for assessment are the type of Intermediate Form (IF) used, details specified in IF (i.e., detail in specifying links between blocks), and verbal evidence for the presence of a global plan (i.e., some explication by the subjects of the steps that they will follow in fleshing out the design). Some of the subjects did not use IF and they were evaluated based on the rest of the design features. The use of higher number of components, greater detail in IF, higher number of components in IF, and the presence of a global plan imply higher expertise. However, in assigning



an overall rating of observed competence at the function level (column 6), we focused on the coverage and detail of the intermediate form: no IF (rating 1), low/medium coverage of IF (relative to normative solution) and low/medium detail (2), at least medium coverage and detail (3), and both high coverage and detail (4).

<Table 2 about here>

Table 2 shows the evaluations of each subject at the transition level. The features used are the details in decomposition and the use of interaction signals during this level. Both of these measures are relative measures. In general, the more fine-grained the decomposition and the more detailed the anticipation of interactions through signals, then the greater the ease with which design should proceed and the greater the presumed level of expertise. Column 4 lists overall ratings obtained as follows: low decomposition and use of signals (1), at least medium decomposition and no more than medium use of signals (2), high decomposition or use of signals, but not both (3), both high decomposition and high use of signals (4).

<Table 3 about here>

Table 3 shows the evaluations of each subject at the implementation level. The features used for assessment are the use of higher-level components, use of custom components, types of interaction checks, and the strategy employed in problem resolution. This table does not give an overall rating, but as we noted earlier, the use of high level and custom components demonstrates greater expertise, as does global versus local interaction checks. In addition, most subjects used patching to correct for interactions. In contrast, subject S1 abandoned a partially flawed design, which is indicative of low expertise.

6.3 Product Characteristics

In addition to characterizing subjects in terms of process characteristics, we can also characterize them in terms of the completeness and correctness of their final designs. Table 4 gives a qualitative score for the completeness of each subject's final



implementation (i.e., what proportion of the specified functionality did the final design cover) and a score for correctness (i.e., the proportion of specified subfunctionalities covered by the final implementation). Table 4 also classifies each subject on a four point scale, on the basis of the combined completeness and correctness ratings. Level 1 scores reflect minimal completeness and correctness in final implementations. Level 2 scores reflect minimal completeness and correctness. Level 3 subjects scored high on one dimension and medium on the other. One subject was classified at Level 4, and scored high on both dimensions of completeness and correctness. We have left subject S7 unclassified, because he took a radically different approach to the controller design than other subjects. S7 employed a programmable logic array in solving the problem, and was stopped early by the experimenter prior to full implementation.

<Table 4 about here>

6.4 Integrating Process and Product Characteristics

The product rating and the previously-described process characteristics are generally consistent with one another. An exception to this was S3 who performed well at the function and transition levels. This exception would have gone unnoticed had we only looked at product scores. We were concerned that other important differences in design activity were being masked by focusing on the product measure. We developed a more integrated rating scheme consisting of four levels as follows.

- 1. Novices show little proficiency in complex design. Novices scored low in completeness and correctness, and had low functional and transitional scores as well.
- 2. Average designers scored medium for completeness and correctness, or performed well at the functional and transitional level, which is indicative of a sound understanding of the problem and a strategy for proceeding.
- 3. Above average designers demonstrate good understanding of complex design, and the ability to see the design process through to an adequate solution. Their average completeness and correctness was above medium.



4. Expert designers have a very good understanding of design. In our study we classified one subject as expert. This individual scored high on both dimensions of completeness and correctness, and demonstrated mastery at the functional and transitional levels.

These categories are exemplified in the descriptions of the design problem solving behavior of our subjects, as follows.

6.4.1 Novice Designers

S1 and S2 were ranked as novices. S1 understood some basic principles of digital design, but did no function-level design. S1 could implement parts of the circuit, but showed complete lack of understanding of others. He made no attempt to decompose the circuit before implementation. Instead, he tried to iteratively add new components, but could not handle flaws that arose because of interactions. S2 was more proficient in function-level design, but had no idea how to convert the functional blocks into a circuit implementation. His main problems were in transition-level design. He did not use signals to separate functional blocks of the circuit and became bogged down with trivial details. Both subjects might be regarded as performing creative design: failure to adequately decompose and isolate functionality led to non-determinism at lower levels, which were difficult for these subjects to handle.

6.4.2 Average Designers

S3-S5 were ranked average designers. S3 and S5 did some function-level design but none of the subjects had a complete understanding of the problem, therefore, they had difficulty in transition. All three did break down the system into some modules (incomplete) and were able to define signals to connect these modules. S5 did not include a portion of the circuit because he misunderstood the problem and was not corrected by the experimenter. S3 could not complete the implementation, as the two N/A entries in Table 3 might suggest, but nonetheless demonstrated proficiency at the function and design levels of the design process. Note that if we had only taken into account completeness and correctness aspects of S3's final design, then S3 would

have been classified as a novice. S4's background in analog circuit design oriented him to focus on signal generation and timing analysis, but this approach did not produce a working implementation. He had more difficulty than the others assimilating the problem.

6.4.3 Above-Average Designers

Five subjects, S6-S10, were placed in this category. Three of the subjects produced good function-level design and all of them generated good solutions. S9 and S10 ignored function-level design and selected a shift register as a ring data buffer, respectively to start off the design process. This was notable, but isolated evidence of case-based reasoning. They did not have complete prototypes, however, and used iterative refinement to add to these components and complete their design. S10 used signal analysis to keep track of his overall design. Overall, barring the differences discussed, S6, S8, S9, and S10's approach were similar, and their solutions were comparable. In contrast, S7 produced a non-standard solution and was stopped early by the experimenter prior to full implementation. Although his solution was not completely specified, he seemed to know exactly what he was doing and probably would have generated the complete solution had he been forced too. We can safely say that S7 was at least an above average designer, and might well have qualified as an expert had he finished the problem.

6.4.4 Expert Designers

S11 undoubtedly had a superior approach and produced the best solution to the problem. He performed detailed function-level design, and worked on refining the solution at this level before transitioning to the implementation level. Most of his analysis and checking occurred at the function level, therefore, error correction and recovery proved to be much easier for him than the other subjects who did a lot of evaluation and checking at the implementation level. The relative determinism at each stage suggests that S11 came the closest of our subjects to performing routine design.



6.5 Implications for Assessment of Expertise

We noted at the outset that one issue for purposes of assessment is whether both process and product characterizations are necessary indicators of expertise or are important in making expertise classifications. It seems clear to us that there is important information to be gained by looking at how people went about producing a final design. For example, having only looked at product we would not have known that subjects 9 and 10 used a primitive form of case-based reasoning and did not use functional decomposition. Likewise, subject 3's performance was due to difficulties at the implementation level, while her performance at the function and transition levels was quite good. We would also not have known that subject 4 attempted to transfer his expertise in analog circuit design to the digital case. Furthermore, subject 11's behavior suggests the importance of early error checking and evaluation at the functional level in obtaining a good design. The information gained from the process level descriptions provides a basis for comparisons with other domains in which expertise has been described. In addition, a comparison of the processes used by the most expert subject in our group with the processes of the less expert subjects provides a basis for instructional interventions. On the other hand, it is also clear that there are circumstances under which the product characteristics are sufficient for classification.

7 Ongoing Work on an Automated Design Tool

Assuming that one is interested in the richer characterization that results from considering both process and product in digital circuit design, it is important to make the collection of process data more tractable than through the analysis of think-aloud verbal protocols. Towards this end, we are building an automated design tool that can be used by subjects for purposes of assessment. The design tool has the following components:

- 1. problem-description browsing tool
- 2. high-level formalization and simulation tool
- 3. circuit-diagram drawing tool, and



4. circuit-simulator tool.

We are currently studying issues related to the high-level formalization and circuitdiagram drawing tool.

- 1. How natural is the high-level formalization tool for creating an intermediate representation of the design problem. More specifically, we are studying how easy it is for subjects to express their high-level functional conceptualizations in a flow-chart like form. A side issue we are trying to capture is how many levels of decomposition they produce at the function level.
- 2. Use of the circuit diagram drawing tool. We noticed that subjects went through a number of iterations when creating their implementation level designs. They added blocks to existing blocks, changed and refined blocks and often got rid of blocks and redesigned them. Sometimes they had to move them around. On paper most of these tasks required them to redraw figures, which is a nuisance. Also, but for the full protocols it would be hard to recognize what blocks were being deleted and replaced, or refined. However, the computer tool lets them save intermediate implementations for future reference and also to import past representations onto the current drawing area and modify them. This should make it much easier to capture and interpret the activities discussed above.

A preliminary version of this tool was evaluated within the group and with a few subjects during development. The general consensus was that this tool was too limiting in its ability as a CAD tool. Features in the high level functional tools and the circuit implementation tool were not extensive enough. It was determined that a framework for combining multiple design assistant tools was needed. Designers must be able to spend almost all of their energy on design, not on the tool's workings.

We believe some important requirements for a usable assessment tool are:

 Designers must be able to guide the design process at all times. Currently, most tools center around complete synthesis of a circuit from a very formal user-specified design language such as a VHDL, or the tools force the designer



to specify all of the low-level design (just a drawing tool). Something between these two is necessary; a tool that can handle tedious details of synthesis but still allows the designer to intervene and force specific choices.

- Tools must be developed for working completely at the function design level. These tools need to handle flowchart creation or state machine creation by the user in a graphical format. A graphical format is necessary for the designer to more easily grasp what is being entered. Completely textual system describe circuits such that they are difficult to understand.
- Simulators for functional tools are necessary that can directly simulate the graphical representations of flowcharts and state machines. This implies that the functional descriptions will have to be somewhat formal.

While these components are certainly the most important to us, the framework built for integrating these tools should be expandable so new tools can be added as needed.

8 Conclusions

This study has suggested a more complete and rich process model for capturing behavior in complex design. We have proposed characterizing CMOS circuit design behavior at different levels of abstraction – function, transition, and implementation levels. We believe that this provides a richer language for classifying designers into different levels of expertise. Empirical studies demonstrate considerable variance along these levels over subjects with differing design abilities.

We are currently working toward developing a computer-based tool for data gathering and assessment of design skills. Once this tool is complete, it will be important to study the reliability of computer-generated data in classifying design behavior as think-aloud protocols and paper-andi-pencil problem solving. Lastly, we need to extend our study and perform a more systematic analysis of strategic and lower (i.e., unit operator) reasoning levels in order to derive a more formal model for assessment.



References

Brown, D.C. and Chandrasekaran, B. (1989). Design Problem Solving: Knowledge Structures and Control Strategies, San Mateo, CA, Morgan Kaufmann.

Chi, M.T.H., Glaser, R., and Farr, M.J. (1988). The Nature of Expertise (1st ed.), Hillsdale, NJ: Lawrence Erlbaum Associates.

Frederiksen, N., Glaser, R., Lesgold, A., and Shafto, M.G., (Eds.) (1990). Diagnostic Monitoring of Skill and Knowledge Acquisition Hillsdale, NJ: Lawrence Erlbaum Associates.

Gero, J.S. (1990). Design Prototypes: A Knowledge Representation Schema for Design. AI Magazine 11(4): 26-36.

Gitomer, D.H. (1988). Individual differences in Technical Troubleshooting. *Machine-Mediated Learning*. 1: 111-131.

Goel, V., and Pirolli, P. (1989). Motivating the Notion of Generic Design within Information Processing Theory: The Design Problem Space. *AI Magazine* 10(1): 19-36.

Goel, V., and Pirolli, P. (1991). The Structure of Design Problem Spaces. Cognitive Science, in press.

Pirolli, P. (1992). Knowledge and Processes in Design. ONR Final Report Arlington, VA: Cognitive and Neural Sciences Division.

Maher, M.L. (1988). HI-RISE: An Expert System for Preliminary Structural Design, Expert Systems for Engineering Design, M. Rychener, Ed., San Diego, CA: Academic.

Maher, M.L. (1990). Process Models for Design Synthesis. AI Magazine 11(4): 49-58.



McDermott, J. (1982). R1: A Rule-based Configurer of Computer Systems, Artificial Intelligence 19(1): 39-88.

Mitchell, W., and Stiny, G. (1978). The Palladian Grammar. Environment and Planning B(5): 5-18.

Mostow, J., Barley, M., and Weinrich, J. (1989). Automated Reuse of Design Plans. Artificial Intelligence in Engineering 4(4): 181-196.

Simon, H.A. (1969). The Sciences of the Artificial. Cambridge, MA: MIT Press.

Sriram, D. (1986). Knowledge-Based Approaches for Structural Design, Ph.D. Thesis, Pittsburgh, PA: Carnegie-Mellon Univ.

Tong, C., & Sriram, D. (1992). Introduction. In C. Tong & D. Sriram (Eds.), Artificial Intelligence in Engineering Design, vol. 1 (pp. 1-53). San Diego, CA: Academic Press.

Ullman, D.G., Dietterich, T.G., & Stauffer, L.A. (1988). A Model of the Mechanical Design Process based on Empirical Data: A Summary. *Proc. Intl. Conf. on Applications of AI in Engineering* 193-216, Academic.

Vandermolen, H., James, C.M., Goldman, S.R., Biswas, G., and Bhuva, B. (1992). Assessing expertise in simple digital circuits. *Proceedings 4th Midwest AI and Cognitive Science Society Conference*, (pp. 47-51) Starved Rock State Park, IL.

Yoshikawa, H. (1981). General Design Theory and a CAD System. Man-Machine Communication in CAD/CAM, Proc. of the IFIP Working Group 5.2-5.3 (Tokyo) Eds., T. Sata and E.A. Warman, 35-53.

Zhao, F., and Maher, M.L. (1988). Using Analogical Reasoning to Design Buildings. Engineering with Computers 4: 107-119.



Appendix A

A small company selling networking supplies is experiencing problems with one of their IC suppliers and decides to design their own network controller. The type of network the company sells is a proprietary token ring architecture. The token ring controller will be manufactured as a CMOS chip by an external firm, using 2 micron technology. The network normally connects 5 to 100 computers, with each computer containing one network controller. You are asked to design the sender part of the controller. The final design should be a gate level design specification. You are free to use higher level modules like shift registers, just specify the implementation of one bit of the register at the gate level.

<Figure A1 about here>

The computers are connected in a ring topology. Each computer has a unique 7 bit address. A frame of data is of variable length and consists of the following elements:

- 1. an 8-bit token, indicating the head of a frame (1000 0000)
- 2. a 1-bit busy signal, indicating whether frame is full or empty (1 = full, 0 = empty)
- 3. a 7-bit address identifying the intended receiver
- 4. a 1-bit signal acknowledging reception by the receiver (1 = accepter, 0 = other)
- 5. a 7-bit address identifying the sender
- 6. an N-byte data packet

<Figure A2 about here>

The controller has the following lines:



(RI) Ring in (input)
 (RO) Ring out (output)
 Connected to the ring (receiving data)
 Connected to the ring (sending data)

3. (DI) Data in (input) Connected to the system; Input for data to be sent

4. (DF) Data finished (input) System has no more data

5. (FD) Fetch data (output) Controller needs next data bit from system

6. (CL) Clock (input) Synchronous signal for all computers

<Figure A3 about here>

When the controller receives the token, it checks the next bit to see if the following frame contains data. If it does: the controller does nothing (receiver part checks to see if data is intended for this system, and initiates reception). If the frame is empty the local system is allowed to send data if it has any available (DF = 0). In that case the next 7 bits are set to the address of the intended receiver. The following bit is set to 0 (acknowledge signal), and the next 7 bits are set to the address of the sender. Finally data transmission begins. When no more data is available (DF = 1) transmission stops. While the system is sending it keeps watching for the return of the token. When it receives a busy bit following return of the token (busy bit generated by itself) it HAS TO stop sending and reverse the busy bit to 0. Generation of sender and receiver addresses all happens externally on the Data In (DI) line. NOTE: You are responsible for two outputs (Ring Out and Fetch Data) derived from four inputs (Ring In, Data In, Data Finished, and Clock); see the figure on the previous page for explanations of these signals.

Additional Constraints:

- Minimum buffer size per controller: 8 bits
- Maximum buffer size per controller: 16 bits
- Speed of operation: 10 Mbps

Please do not worry about the following aspects:

- generation and synchronization of clock signals
- power down situations in any of the computers on the ring



- conflicts between data and marker bit patterns
- reception of packets
- loss of token
- no acknowledgement from receiver
- limited buffer capacity of the net






Figure A1: Ring Topology




Figure A2: Frame Format






Figure A3: Controller Lines

Table 1: Function level evaluation. Score Detail in Global Number in IF Number of Plan IF IF Components No 1 n/a n/a none S1 $\overline{3}$ 2 No Low Rough State Machine 7 <u>S</u>2 $\overline{3}$ 4 High No 6 Flowchart 6 <u>S3</u> No 1 n/a n/a S4 none 5 2 No Low 3 Flowchart $\overline{3}$ <u>S5</u> No 2 Medium 4 Flowchart S6 6 Medium No 4 6 Data Flow Diagram **S**7 _ 3 Medium Yes 5 Informal State Machine \$8 6 No 1 n/a n/a <u>S9</u> 5 none 1 n/a Yes n/a 7 S10 none Yes 4 6 High State Machine S11

Table 2: Transition level evaluation.				
	Core Component	Detail in	Use of	Score
	0010 0011	Decomposition	Signals	
<u>S1</u>	Switch	High	Low	2
<u>S2</u>	Shift Register	Low	Low	1
	Abstract Controller	High	Medium	3
	Shift Register	Medium	Medium	2
S5	System State Flop	High	Medium	3
<u>S6</u>	Shift Register	High	Low	2
	ROM Sequencer	-		
	Shift Register	Medium	Medium	2
	Shift Register	Medium	Low	2
S10	Shift Register	Medium	High	3
S11	High Level Blocks	High	High	4



Table 3: Implementational Level

	Strategy	High Level Components	Custom Components	Interaction Checks	Problem Resolution
S1	Iterative Addition	Yes	No	Local, Some Global	Abandon Flawed & Correct Parts
S2	Iterative Retine. & Addition	Yes	Yes	Local (very little)	Immediate Patch
S3	Ľ/3	Yes	Yes	none	п/а
S4	Iterative Refine. & Addition	Yes	No	Local	Immediate Patch
S5	Iterative Refine. & Addition	Yes	No	Global	Immediate Patch
S6	Iterative Addition	Yes	No	Local	Immediate Patch
S7	Complete Block Layout	Yes	No	none	п/а
S8	Global Layout; Iterative Refine.	Yes	Yes	Local w/ a Final Global	Deferment
S9	Iterative Refine. & Addition	Yes	Yes	Local	Immediate Patch
S10	Iterative Refine. & Addition	Yes	Yes	Local	Immediate Patch
S11	Iterative Refine. on Signals/Blocks	Yes	Yes	At Block Level	Immediate Patch (One Deferment)



Table 4: Evaluation

	Completeness	Flaw Detection	Overall Rating
S1	Low	Low	1
S2	Low	Low	1
S3	Low	none	1
S4	Medium	Medium	2
S5	Medium	Medium	2
S6	High	Medium	3
S7	Medium	n/a	-
S8	Medium	High	3
S9	High	Medium	3
S10	High	Medium	3
S11	High	High	4






Figure 1: Flowchart form: Token Ring Controller



Dr. David L. Alderton, Code 131 Navy Personnel R&D Center San Diego, CA 92152-6800

Dr. Terry Allard Code 342CS Office of Naval Research 800 N. Quincy St. Arlington, VA 22217-5660 Dr. John R. Anderson Department of Psychology Carnegie-Mellon University Schenley Park Pittsburgh, PA 15213 Dr ancy S. Anderson
De artment of Psychology
Ur. Jersity of Maryland
College Park, MD 20742

Dr. Thomas H. Anderson Center for the Study of Reading 174 Children's Research Center 51 Gerty Drive Champaign, IL 61820 Dr. Stephen J. Andriole, Chairman College of Information Studies Drexel University Philadelphia, PA 19104

Prof. John Annett University of Warwick Department of Psychology Coventry CV4 7AL ENGLAND Dr. Gregory Anrig Educational Testing Service Princeton, NJ 08541

Technical Director, ARI 5001 Eisenhower Avenue Alexandria, VA 22333

Edward Atkins 13705 Lakewood Ct. Rockville, MD 20850 Dr. Patricia Baggett School of Education 610 E. University, Rm 1302D University of Michigan Ann Arbor, MI 48109-1259

Dr. William M. Bart University of Minnesota Dept. of Educ. Psychology 330 Burton Hall 178 Pillsbury Dr., S.E. Minneapolis, MN 55455

Leo Beltracchi United States Nuclear Regulatory Commission Washington DC 20555 Dr. William O. Berry
Director of Life and
Environmental Sciences
AFOSR/NL, N1, Bldg. 410
Bolling AFB, DC 20332-6448

Dr. Thomas G, Bever Department of Psychology University of Rochester River Station Rochester, NY 14627 Dr. Menucha Birenbaum Educational Testing Service Princeton, NJ 08541 Dr. Werner P. Birke Personalstammamt der Bundeswehr Kolner Strasse 262 D-5000 Koein 90 FEDERAL REPUBLIC OF GERMANY

Distribution List

Di. John Black
Teachers College, Box 8
Columbia University
525 West 120th Street
New York, NY 10027

Dr. Deborah A. Boehm-Davis Department of Psychology George Mason University 4400 University Drive Fairfax, VA 22030-4444

Dr. Kenneth R. Boff AL/CFH Wright-Patterson AFB OH 45433-6573 Dr. J. C. Boudreaux Manufacturing Engineering Lab National Institute of Standards and Technology Gaithersburg, MD 20899

Dr. Richard L. Branch HQ, USMEPCOM/MEPCT 2500 Green Bay Road North Chicago, IL 60064 Dr. Robert Breaux Code 252 Naval Trair.'ng Systems Center Orlando, FL 32826-3224

Dr. Ann Brown Graduate School of Education University of California EMST-4533 Tolman Hall Berkeley, CA 94720

Dr. Pat Carpenter Carnegie-Mellon University Department of Psychology Pittsburgh, PA 15213

CDR Robert Carter
Naval Medical Research
and Development Command
National Naval Medical Ctr
Bldg. 1-7-11
Bethesda, MD 20089-5606

Dr. Eduardo Cascallar Educational Testing Service Rosedale Road Princeton, NJ 68541 Dr. Davida Chamey

English Department Penn State University University Park, PA 16802 Dr. Michelene Chi Learning R & D Center
University of Pittsburgh
3939 O'Hara Street
Pittsburgh, PA 15260
Dr. Susan Chipman
Cognitive Science Program
Office of Naval Research
800 N. Quincy St., Code 342C?
Arlington, VA 22217-5660

Dr. Raymond E. Christal UES LAMP Science Advisor AL/HRMIL Brooks AFB, TX 78235 Dr. Deborah Claman National Institute for Aging Bldg, 31, Room 5C-35 9000 Rockville Pike Bethesda, MD 20892 Dr. William J. Clancey Institute for Research on Learning 2550 Hanover Street Palo Alto, CA 94304

T T

ERIC

Distribution List

Chief of Naval Education and Training (N-5) NAS Pensacola, FL 32508

Dr. Paul Cobb 104C Mayborn Building Box 330 Peabody College Vanderbilt University Nashville, TN 37203 Dr. Rodney Cocking
NIMH, Basic Behavior and
Cognitive Science Research
5600 Fishers Lane, Rm 11C-10
Parklawn Building
Rockville, MD 20857

Director, Life Sciences Office of Naval Research Code 114 Arlington, VA 22217-5000 Director, Cognitive and Neural Sciences, Code 1142 Office of Naval Research Arlington, VA 22217-5000 Director Training Systems Department Code 15A Navy Personnel R&D Center San Diego, CA 92152-6800 Library, Code 231 Navy Personnel R&D Center San Diego, CA 92152-5800 Dr. Magda Colberg Office of Personnel Management 1900 E Street, N.W. Washington, DC 20415-0001

Commanding Officer Naval Research Laboratory Code 4827 Washington, DC 20375-5000

Dr. Albert T. Corbett Department of Psychology Carregie-Mellon University Pittsburgh, PA 15213 Dr. Michael Cowen Code 142 Navy Personnel R&D Center San Diego, CA 92152-6800

Dr. Kenneth B. Cross Anacapa Sciences, Inc. P.O. Box 519 Santa Barbara, CA 93102 CTB/McGraw-Hill Library 2500 Garden Road Monterey, CA 93940-5380 Dr. Charles E. Davis Educational Testing Service Mail Stop 22-T Princeton, NJ 08541

Dr. Geory Delacote Exploratorium 3601 Lyon Street San Francisco, CA 94123 Dr. Sharon Derry Florida State University Department of Psychology Tallahassee, FL 32306 Dr. Stephanie Doane University of Illinois Department of Psychology 603 East Daniel Street Champaign, IL 61820 Dr. Michael Drillings Basic Research Office Army Research Institute 5001 Eisenhower Avenue Alexandra, VA 22333-5600

Distribution List

Defense Technical Information Center DTIC/DDA-2
Cameron Station, Bldg 5
Alexandria, VA 22314
(4 / Copies)

Mr. David DuBois
Personnel Decisions Research
Institutes
43 Main Street, SE
Riverplace, Suite 405
Minneapolis, MN 55414

Dr. Richard Duran Graduate School of Education University of California Santa Barbara, CA 93106 Dr. Nancy Eldredge College of Education Division of Special Education The University of Arizona Tucson, AZ 85721

Dr. John Ellis Navy Personnel R&D Center Code 15 San Diego, CA 92152-6800

Dr. Susan Embretson University of Kansas Psychology Department 426 Fraser Lawrence, KS 66045 Dr. Susan Epstein 144 S. Mountain Avenue Montclair, NJ 07042 ERIC Facility-Acquisitions 1301 Piccard Drive, Suite 300 Rockville, MD 20850-4305

Dr. Martha Evens Dept. of Computer Science Illinois Institute of Technology 10 West 31st Street Chicago, IL 60616 Dr. Lorraine D. Eyde
US Office of Personnel Management
Office of Personnel Research and
Development
1900 E St., NW
Washington, DC 20415

Dr. Franco Faina Direttore Generale LEVADIFE Piazzale K. Adenauer, 3 00144 ROMA EUR ITALY Dr. Jean-Claude Falmagne Irvine Research Unit in Mathematical & Behavioral Sciences University of California Irvine, CA 92717

Dr. Beatrice J. Farr Army Research Institute PERL-IC 5001 Eisenhower Avenue

Alexandria, VA 22333

Dr. Marshall J. Farr Farr-Sight Co. 2520 North Vernon Street Arlington, VA 22207 Dr. Pat-Anthony Frederico Code 13, NPRDC 53335 Bryne Road San Diego, CA 92152-7250 Dr. J. D. Fletcher Institute for Defense Analyses 1801 N. Beauregard St. Alexandria, VA 22311

Dr. Lawrence T. Frase Executive Director Division of Cognitive and Instructional Science Educational Testing Service Princeton, NJ 08541 Dr. Carl H. Frederiksen
Dept. of Educational Psychology
McGill University
3700 McTavish Street
Montreal, Quebec
CANADA H3A 1Y2

Dr. Norman Frederiksen Educational Testing Service (05-R) Princeton, NJ 08541

Dr. John D. E. Gabriell
Department of Psychology
Jordan Hall
Stanford University
Stanford, CA 94305
Dr. 12ck I. Golfand

Dr. Jack J. Gelfand Department of Pscyhology Princeton University Princeton, NJ 08544-1010

Chair, Department of Computer Science George Mason University Fairfax, VA 22030 Dr. Alan S. Gevins EEG Systems Laboratory 51 Federal Street, Suite 401 San Francisco, CA 94107 Dr. Helen Gigley Naval Research Lab., Code 5530 4555 Overlook Avenue, S. W. Washington, DC 20375-5000

Dr. Herbert Ginsburg Box 184 Teachers College Columbia University 525 West 121st Street New York, NY 10027 Dr. Drew Gitomer Educational Testing Service Princeton, NJ 08541

Dr. Robert Glaser Learning Research & Development Center University of Pittsburgh 3939 O'Hara Street Pittsburgh, PA 15260 Dr. Sam Glucksberg Department of Psychology Princeton University Princeton, NJ 08544-1010

Prof. Joseph Goguen PRG, Univ. of Oxford 11 Keble Road Oxford OX13QD UNITED KINGDOM Dr. Paul E. Gold University of Virginia Department of Psychology Charlottesville, VA 22903 Dr. Susan R. Goldman Peabody College, Box 45 Vanderbilt University Nashville, TN 37203 Dr. Timothy Goldsmith Department of Psychology University of New Mexico Albuquerque, NM 87131

Distribution List

Dr. Sherrie Gott AFHRL/MOMJ Brooks AFB, TX 78235-5601 Dr. T. Govindaraj Georgia Institute of Technology School of Industrial and Systems Engineering Atlanta, GA 30332-0205 Dr. Marilyn K. Gowing Office of Personnel R&D 1900 E St., NW, Room 6462 Office of Personnel Management Washington, DC 20415 Jordan Grafman, Ph.D.
Chief, Cognitive Neuroscience
Section, Medical Neurology
Branch-NINDS, Bldg 10, Rm. 5C422
Bethesda, MD 20892

Dr. Wayne Gray Graduate School of Education Fordham University 113 West 60th Street New York, NY 10023

Dr. Bert Green Johns Hopkins University Department of Psychology Charles & 34th Street Baltimore, MD 21218 Dr. James G. Greeno School of Education Stanford University, Room 311 Stanford, CA 94305

Dr. Stephen Grossberg Center for Adaptive Systems Room 244 111 Cummington Street Boston University Boston, MA 02215

Prof. Edward Haertel School of Education Stanford University Stanford, CA 94305-3096 Marilyn Halpem, Librarian Brigham Library Educational Testing Service Carter and Rosedale Roads Princeton, NJ 08541

Dr. Stephen J. Hanson Learning & Knowledge Acquisition Research Siemens Research Center 755 College Road East Princeton, NJ 08540

Dr. Delwyn Harnisch University of Illinois 51 Gerty Drive Champaign, IL 61820 Dr. Patrick R. Harrison Computer Science Department U.S. Naval Academy Annapolis, MD 21402-5002 Dr. Wayne Harvey Education Development Center 55 Chapel Street Newton, MA 02160

Dr. Barbara Hayes-Roth Knowledge Systems Laboratory Stanford University 701 Welch Road, Bidg. C Palo Alto, CA 94304

Dr. Per Helmersen University of Oslo USIT Box 1059 0316 Oslo, NORWAY

Post Box 20702.2500 ES The Hague Dr. N. Guns Hoofd Van Van Der Burchlaan 31 Admiraliteit Kr. D 364 The NETHERLANDS A FD.SW0

institut fur Psychologie Prof. Lutz F. Hornke WEST GERMANY Jaegerstrasse 17/19 RWTH Aachen D-5100 Aachen

Cambridge University Press 40 West 20th Street New York, NY 10011 Ms. Julia S. Hough

Brooks AFB, 1X 78235-5601 Dr. William Howell Chief Scientise AFHRL/CA

Dept. of Psychology, NI-25 University of Washington Cambridge, MA 02238 **BBN** Laboratories 10 Moulton Street Dr. Eva Hudlicka Dr. Earl Hunt

2122 Coolidge Street Lansing, MI 48906 Dr. Jack Hunter

Seattle, WA 98195

Computer Science Department Temple University Philadelphia, PA 19122 Dr. Giorgio Ingargiola

Education and Instruction Center for the Study of THE NETHERLANDS Dr. Martin J. Ippel Leiden University 2300 RB Leiden P. O. Box 9555

Elec. and Computer Eng. Dept. University of South Carolina Dr. Robert Jannarone Columbia, SC 29208

Montreal, Quebec H3C 3P8 P. O. Box 8888, Succ. A Dr. Claude Janvier CIRADE, X-7120 CANADA UOAM

Hewlett-Packard Laboratories, 1U-17 Palo Alto, CA 94303-0969 Dr. Robin Jeffries P.O. Box 10490

U.S. Army Research Institute Alexandria, VA 22333-5600 5001 Eisenhower Avenue Dr. Edgar M. Johnson Fechnical Director

Dr. Peder Johnson

US Nuclear Regulatory Commission University of New Mexico Department of Psychology Albuquerque, NM 87131 Washington, DC 20555 Dr. Daniel B. Jones NRR/12 E4

Department of Psychology University of Michigan Ann Arbor, MI 48104 Dr. John Jonides

Distribution List

Carnegie-Mellon University Department of Psychology Pittsburgh, PA 15213 Dr. Marcel Just Schenley Park

Department of Psychology Iniversity of Minnesota 55455 Minneapolis, MN 75 E. River Road Dr. Ruth Kanfer Elliott Hall

U.S. Army Research Institute Alexandria, VA 22333-5600 5001 Eisenhower Avenue Office of Basic Research Dr. Michael Kaplan

Dr. Wendy Kellogg IBM T. J. Watson Research Ctr. Yorktown Heights, NY 10598 P.O. Box 704

Center for Complex Systems Florida Atlantic University Boca Raton, FL 33431 Dr. J.A.S. Kelso Building MT 9

CDR Robert S. Kennedy 040 Woodcock Road Essex Corporation Orlando, FL 32803 Suite 227

Fechnical Communication Program TIDAL Bldg., 2360 Bonisteel Blvd. University of Michigan Ann Arbor, MI 48109-2108 Dr. David Kieras

Educational Testing Service Princeton, NJ 08541 Dr. Sung-Ho Kim

Department of Psychology University of Colorado Boulder, CO 80309-0345 Dr. Walter Kintsch

Naval Underwater Systems Center Dr. Susan S. Kirschenbaum Code 2212, Building 1171/1 Newport, RI 02841

Georgia Institute of Technology College of Computing Atlanta, GA 30332-0280 Dr. Sylvan Kornblum Dr. Janet L. Kolodner

Mental Health Research Institute 1236 William James Hall University of Michigan Ann Arbor, MI 48109 205 Washtenaw Place Dr. Stephen Kosslyn Harvard University 33 Kirkland St.

Carnegie-Mellon University Department of Psychology Dr. Kenneth Kotovsky 5000 Forbes Avenue Pittsburgh, PA 15213

Cambridge, MA 02138

School of Industrial Engineering West Lafayette, IN 47907 Dr. Richard J. Koubek Purdue University Grissom Hall

405 N. Mathews Avenue Univ. of Illinois at U-C Beckman Institute Urbana, IL 61801 Dr. Art Kramer

ERIC

Department of Computer Sciences University of Texas at Austin Or. Benjamin Kuipers Austin, Texas 78712

Dr. Michael Kuperstein Brookline, MA 02146 Symbus Technology 325 Harvard Street Suite 211

Brooks AFB, TX 78235 Dr. Patrick Kyllonen AFHRL/MOÉL

11490 Commerce Park Drive Dr. M. Diane Langston ICL North America Reston, VA 22091

University of North Carolina Dept. of Computer Science Chapel Hill, NC 27599 Dr. Marcy Lansman CB #3175

Washington, DC 20593-0001 Commandant (G-PWP) 2100 Second St., SW Richard Lanterman US Coast Guard

West Lafayette, IN 47907 Dr. Robert W. Lawler Purdue University Matthews 118

Department of Information Systems & Engineering George Mason University Fairfax, VA 22030-4444 4400 University Drive Dr. Paul E. Lehner

Educational Testing Service Princeton, NJ 08541 Dr. Richard Lesh

University of IL at Urbana-Champaign Champaign, IL 61820-6990 1310 South Sixth Street Educational Psychology 210 Education Bldg. Dr. Michael Levine

Factical and Training Systems Div. Logicon Inc. (Attn: Library) San Diego, CA 92138-5158 P.O. Box 85158

Prof. David F. Lohman College of Education owa City, IA 52242 University of Iowa

San Diego, CA 92152-6800 NPRDC, Code 142 Vern M. Malec

Dept. of Psychology San Diego State University San Diego, CA 92182 Dr. Sandra P. Marshall

Recruting Plans and Programs Branch Code: PERS 2FF/234 Navy Annex, Room 2832 Head, DoD Coordinator, Washington, DC 20350 Dr. Clessen J. Martin

AL/HRA, Stop 44 Williams AFB, AZ 85240 Dr. Elizabeth Martin

Distribution List

Temple University School of Medicine Center for Cognitive Neuroscience Department of Neurology 3401 North Broad Street Philadelphia, PA 19140 Dr. Nadine Martin

and Development Center San Diego, CA 92152-6800 Navy Personnel Research Dr. Joseph McLachlan Code 14

Wright-Patterson AFB, OH 45432 Dr. Michael McNeese DET-1, AL\CFHI

Washington, DC 20375-5000 Naval Research Laboratory 4555 Overlook Ave., SW Dr. Alan Meyrowitz Code 5510

Center for Artificial Intelligence Science and Tech II, Rm.411 George Mason University Dr. Ryszard S. Michalski Fairfax, VA 22030-4444 4400 University Drive

CNR-Istituto Tecnologie Didattiche GENOVA-ITALIA 16145 Dr. Vittorio Midoro Via All'Opera Pia 11

Laboratory of Neuropsychology National Institute of Mental Heatlh 9000 Rockville Pike, Bldg.9, #1N107 Dr. Mortimer Mishkin Bethesda, MD 20892

Educational Testing Service Dr. Robert Mislevy Princeton, NJ 08541

National Science Foundation Washington, DC 20550 Applications of Advanced Fechnologies, Rm. 635 Dr. Andrew R. Molnar

University of Central Florida Dr. Ben B. Morgan, Jr. Department of Psychology Orlando, FL 32816-0150

Westinghouse Science Pittsburgh, PA 15235 & Technology Ctr. 1310 Beulah Road Dr. Randy Mumaw Human Sciences

250 N. Harbor Dr., Suite 309 Redondo Beach, CA 90277 Behavioral Technology Laboratories - USC Dr. Allen Munro

Naval Technical Training Command Academic Progs. & Research Branch NAS Memphis (75) Millington, TN 30854 Code N-62

Vaval Sea Systems Command Personnel and Training Div. Deputy Director Manpower, ATTN: Code 04MP 511 Washington, DC 20362

Fac. Bibl. Toegepaste Onderwyskunde The NETHERLANDS **Iwente University** 7500 AE Enschede Mr. J. Nelissen P. O. Box 217

Mgt. Spt. Activity (NETPMSA) Director, Instr. Devel. and Educ. Prog. Spt. Dept. Naval Educ. & Tng. Prog. Pensacola, FL 32509

American College Testing 201 N Dodge Street Iowa City, IA 52243 Dr. Paul Nichols PO Box 168

Dr. Raymond S. Nickerson Bedford, MA 01730 5 Gleason Road

Department of Cognitive Science University of California Dr. Donald A. Norman La Jolla, ĆA 92093-0515

Director, Fleet Liaison Office San Diego, CA 92152-6800 NPRDC (Code 01F)

Training Systems Department NPRDC (Code 14) San Diego, CA 92152-6800 Director

San Diego, CA 92152-6800 Library, NPRDC Code 041

Psychology & Technology University of Southern California School of Education - WPH 600 Los Angeles, CA 90089-0031 Department of Educational Dr. Harold F. O'Neil, Jr.

University of Pittsburgh Learning R & D Center Pittsburgh, PA 15260 Dr. Stellan Ohlsson

Graduate School of Business University of Michigan Ann Arbor, MI 48109-1234 Or. Iudith Reitman Olson

Georgia Institute of Technology Office of Naval Research Resident Representative 206 Ö'Keefe Building Atlanta, GA 30332-0490

Arlington, VÁ 22217-5660 Office of Naval Research, 300 N. Quincy Street Code 342CS 6 Copies) Assistant for Training Technology Office of the DCNO(MPT) (Op-11E) Washington, DC 20350-2000 Department of the Navy and Human Factors

NASA Ames Research Center Moffett Field, CA 94035 Dr. Judith Orasanu Mail Stop 239-1

NASA-Ames Research Center Moffett Field, CA 94035 Dr. Everett Palmer Mail Stop 262-4

5001 Eisenhower Avenue Army Research Institute Alexandria, VA 22333 Dr. Okchoon Park

American Council on Education GED Testing Service, Suite 20 One Dupont Circle, NW Washington, DC 20036 Wayne M. Patience

Distribution List

Dr. Roy Pea Institute for the Learning Sciences Northwestern University 1890 Maple Avenue Evanston, IL 60201

Rue Fritz Toussaint 47 Gendarmerie RSP G. Pelsmakers 1050 Bruxelles **SELGIUM**

5001 Eisenhower Avenue Alexandria, VA 22333 Dr. Ray S. Perez ARI (PERI-II)

Maripers U.D.G. 3' Sez MINISTERO DIFESA - MARINA C.V. (MD) Dr. Antonio Peri 00100 ROMA - ITALY Captain ITNMC

Naval Education and Training Program Support Activity Code-047, Building 2435 Pensacola, FL 32509-5000 Dr. Nancy N. Perry

Naval Postgraduate School Monterey, CA 93943 CDR Frank C. Petho Code OR / PE

Dept. of Administrative Sciences Naval Postgraduate School Monterey, ČA 93943-5026 Code 54

New School for Social Research Department of Psychology Or. Elizabeth A. Phelps Vew York, NY 10003 65 Fifth Avenue

University of California School of Education Berkeley, CA 94720 Dr. Peter Pirolli

Department of Psychology 3oulder, CO 80309-0344 Jniversity of Colorado University of Colorado Or. Martha Polson Dr. Peter Polson

Alexandria, VA 22333-5600 Department of Psychology Army Research Institute 30ulder, CO 80309-0344 5001 Eisenhower Ave. Dr. Joseph Psotka ATTN: PERI-IC

American Psychological Assoc. Arlington, VA 22201 Swc Info - CD and M 200 Uhle Street

Dr. Mark D. Reckase lowa City, IA 52243 P. O. Box 168

Carnegie-Mellon University Department of Psychology Pittsburgh, PA 15213 Dr. Lynne Reder Schenley Park

Brooks AFB, TX 78235-5000 Armstrong Laboratory Dr. J. Wesley Regian AFHRL/IDI

Camegie-Mellon University Pittsburg, PA 15213 CDEC, Smith Hall Dr. Fred Reif

Dr. Charles M. Reigeluth Chairman, Instructional Systems Technology School of Education, Rm. 210 Indiana University Bloomington, IN 47405

Dr. Daniel Reisberg Reed College Department of Psychology Poriland, OR 97202 Dr. Brian Reiser Institute for the Learning Sciences Northwestern University 1890 Maple Avenue Evanston, IL 60201-3142

Dr. Lauren Resnick Laarning R & D Center University of Pittsburgh 3939 O'Hara Street Pittsburgh, PA 15213 Dr. Gilbert Ricard Mail Stop K01-14 Grumman Aircraft Systems Bethpage, NY 11714

Mr. W. A. Rizzo Head, Human Factors Division Naval Training Systems Center Code 26 12350 Research Parkway Orlando, FL 32826-3224 Dr. Linda G. Roberts
Science, Education, and
Transportation Program
Office of Technology Assessment
Congress of the United States
Washington, DC 20510

Dr. Salim Roukos IBM Corpuration T. J. Watson Research Center PO Box 218 Yorktown Heights, NY 10598

Mr. Louis Roussos University of Illinois Department of Statistics 101 Illini Hall 725 South Wright St. Champaign, IL 61820 Dr. Eduardo Salas Human Factors Division (Code 262) 12350 Research Parkway Naval Training Systems Center Orlando, FL 32826-3224

Dr. Fumiko Samejima Department of Psychology University of Tennessee 310B Austin Peay Bldg. Knoxville, TN 37966-0900

Mr. Drew Sands NPRDC Code 62 San Diego, CA 92152-6800 Capitan Jesus Bernal Santos Ministerio de Defensa. Unidad de Psicologia (SEGENTE) po de la Castellana, 109 28071, Madrid

Dr. Daniel L. Schacter Department of Psychology Harvard University Cambridge, MA 02138 Dr. Walter Schneider Learning R&D Center University of Pittsburgh 3939 O'Hara Street Pittsburgh, PA 15260

Distribution List

Dr. Mary Schratz 41:00 Parkside Carlsbad, CA 92:008 Dr. Myrna F. Schwartz Director Neuropsychology Research Lab Moss Rehabilitation Hospital 1200 West Tabor Road Philadelphia, PA 19141

Dr. Robert J. Seidel US Army Research Institute 5001 Eisenhower Ave. Alexandria, VA 22333

Dr. Terrence J. Sejnowski Professor The Salk Institute P. O. Box 85800 San Diego, CA 92138-9216 Dr. Michael G. Shafto NASA Ames Research Ctr. Mail Stop 262-1 Moffett Field, CA 94035-1000 Dr. Valerie L. Shalin Department of Ind. Engineering State University of New York 342 Lawrence D. Bell Hall Buffalo, NY 14260

Mr. Richard J. Shavelson Graduate School of Education University of California Santa Barbara, CA 93106

Dr. Tracy Shors Dept. of Psychology Princeton Univ. Green Hall Princeton, NJ 08544

Dr. Randall Shumaker Naval Research Laboratory Code 5500 4555 Overlook Avenue, S.W.

Washington, DC 20375-5000

Dr. Edward Silver LRDC University of Pittsburgh 3939 O'Hara Street Pittsburgh, PA 15260 Dr. Zita M. Simutis
Director, Manpower & Personnel
Research Laboratory
US Army Research Institute
5001 Eisenhower Avenue
Alexandria, VA 22333-5600

D: Jerome E. Singer
Department of Medical Psychology
Uniformed Services Univ. of the
Health Sciences
4301 Jones Bridge Road
Bethesda, MD 20814-4799

Dr. Jan Sinnott Department of Computer Science Towson State University Towson, MD 21204

Dr. Derek Sleeman Computing Science Department The University Aberdeen AB9 2FX Scotland

UNITED KINGDOM

Dr. Robert Smillie Naval Ocean Systems Center Code 413 San Diego, CA 92152-5000

Dr. Richard E. Snow School of Education Stanford University Stanford, CA 94305 Dr. James J. Staszewski Dept. of Psychology University of South Carolina Columbia, SC 29210

Dr. Bruce D. Steinberg Curry College Milton, MA 02186 Dr. Frederick Steinheiser CIA-ORD Ames Building Washington, DC 20505 Dr. Ted Steinke Dept. of Geography University of South Carolina Columbia, SC 29208

Dr. Kurt Steuck AL/HRTI Brooks AFB San Antonic, TX 78235-5601

Dr. Michael J. Tarr Dept. of Psychology Yale University PO Box 11A, Yale Station New Haven, CT 06520 Dr. Kikumi Tatsuoka Educational Testing Service Mail Stop 03-T Princeton, NJ 08541 Dr. Gary Thomasson Dêfense Manpower Data Center 99 Pacific Street Suite 155A Monterey, CA 93940

Dr. Sharon Tkacz CAE-Link Corporation 209 Madison Street Alexandria, VA 22314 Dr. Douglas Towne Behavioral Technology Labs University of Southern California 1228 Spring Street St. Helena, CA 94574

Dean, College of Behavioral and Social Sciences University of Maryland, Baltimore County Baltimore, MD 21228 Chair, Department of Psychology University of Maryland, Baltimore County Baltimore, MD 21228

Dr. Kurt VanLehn Learning Research & Development Ctr. University of Pittsburgh 3939 O'Hara Street Pittsburgh, PA 15260 Dr. Frank L. Vicino Navy Personnel R&D Center San Diego, CA 92152-6800

Dr. Jerry Vogt Department of Fsychology St. Norbert College De Pere, WI 54115-2099 Dr. Jacques Voneche University of Geneva Department of Psychology Geneva SWITZERLAND 1204

Distribution List

Dr. Douglas Wetzel Code 15 Navy Personnel R&D Center San Diego, CA 92152-6800

Dr. Barbara White School of Education Tolman Hall, EMST University of California Berkeley, CA 94720

Alexandra K. Wigdor NRC MH-176 2101 Constitution Ave. Washington, DC 20418 Dr. David Wiley School of Education and Social Policy Northwestern University Evanston, IL 60208 Dr. David C. Wilkins University of Illinois Department of Computer Science 405 North Mathews Avenue Urbana, IL 61801

Dr. Bruce Williams
Department of Educational
Psychology
University of Illinois
Urbana, IL 61801

Dr. Kent E. Williams Virginia Polytechnic Institute and State University Department of Industrial and Systems Engineering/MSL 1900 Kraft Drive Blacksburg, VA 24060 Dr. Mark Wilson Graduate School of Education University of California, Berkeley Berkeley, CA 94720

Dr. Robert A. Wisher U.S. Army Institute for the Behavioral and Social Sciences 5001 Eisenhower Avenue Alexandria, VA 22333-5600

Dr. Merlin C. Wittrock Graduate School of Education Univ. of Callf., Los Angeles Los Angeles, CA 90024

Dr. Kentaro Yamamoto 03-0T Educational Testing Service Rosedale Road Princeton, NJ 08541

Dr. Masoud Yazdani Dept. of Computer Science University of Exeter Prince of Wales Road Exeter EX44PT ENGLAND

Frank R. Yekovich Dept. of Education Catholic University Washington, DC 20064 Dr. Joseph L. Young National Science Foundation 1800 G Street, N.W., Room 320 Washington, DC 20550

Mr. Anthony R. Zara National Council of State Boards of Nursing, Inc. 676 N. St. Clair, Suite 550 Chicago, IL. 60611 Prof. Gerard de Zeeuw Center for Innovation and Cooperative Technology Grote Bickersstraat 72 1013 KS Amsterdam The NETHERLANDS