Rochester Institute of Technology RIT Scholar Works

Theses

1972

Automatic Design of Switching Networks

Darryl Dhein

Follow this and additional works at: https://scholarworks.rit.edu/theses

Recommended Citation

Dhein, Darryl, "Automatic Design of Switching Networks" (1972). Thesis. Rochester Institute of Technology. Accessed from

This Thesis is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact ritscholarworks@rit.edu.

AUTOMATIC DESIGN OF SWITCHING NETWORKS

by

Darryl D. Dhein

A Thesis Submitted

in

Partial Fulfillment

of the

Requirements for the Degree of

MASTER OF SCIENCE

in

Electrical Ingineering

Approved by:

Prof. Swaminathan Madhu S. Madhu Prof. George A. Brown G. Brown Prof. George L. Thompson G. Thompson Prof. W. F. Walker

DEPARTMENT OF ELECTRICAL ENGINEERING COLLEGE OF APPLIED SCIENCE ROCHESTER INSTITUTE OF TECHNOLOGY ROCHESTER, NEW YORK JANUARY 1972 ABSTRACT

This thesis develops a method for automatically selecting an optimum set of prime implicants of a Boolean function. The optimization algorithm is based on a minimum cost of mechanization of the simplified function. A FORTRAN IV computer program to implement this approach was written and is included as part of this thesis. This program was developed within the framework of an overall theory for the automation of the design of switching networks. A programing structure as well as the theory for the automation of design is given. Also included is an outline of further areas of study which would be worth exploring as an extension of the present work.

i

	TABLE OF CONTENTS	
		Page
	LIST OF TABLES	iii
	LIST OF FIGURES	iv
	LIST OF SYMBOLS	vi
CHAPTER 1.	INTRODUCTION	2
	1.1 Thesis Definition	2
	1.2 Historical Review	4
	1.3 Scope of Thesis	7
CHAPTER 2.	OPTIMUM SELECTION OF PRIME IMPLICANTS OF BOOLEAN FUNCTIONS	9
	2.1 Optimized Prime Implicant Selection Method	9
	2.2 Special Program Features	10
	2.3 Program Description	11
	2.4 Program Results	25
CHAPTER 3.	FURTHER DEVELOPMENT OF THE AUTOMATIC DESIGN PROBLEM	84
	3.1 Program Structure	86
	3.2 Development of Sample Computer Design Problem	102
CHAPTER 4.	CONCLUSIONS	110
APPENDIX I	PROGRAM FLOW CHARTS	111
APPENDIX II	PROGRAM LISTING	123
	REFERENCES	167
	BIBLIOGRAPHY	170

LIST OF TABLES

Table		Page
1	First Data Card Entries	12
2	Second Data Card Entries	13
3	Third Data Card Entries	15
4	Additional Data Card 2 Entries	23
5	Input Variables Problem 1	2 8
6	Table of Differences of Minterms	35
7	Reductions Forming First Group of Level 3	3 9
8	Essential Prime Implicant Codes	47
9	Machine Types	100
10	Example Computer Entry Keys	103
11	Programing Functions	104
12	Control Functions	104
13	Compute Mode Specification	105
14	Program Mode Arithmetic Operations	107
15	Programing Functions Detailed	108

-LIST OF FIGURES

.

Figure		Page
1	Word Format	17
2	Problem 1 Specification	27
3	Literal Weighting	31
4	Prime Implicant Development Problem 1 Level 1	32
5	Prime Implicant Development Problem 1 Level 2	34
6	Prime Implicant Development Problem 1 Levels 3, 4, and 5	41
7	Prime Implicant Listing Problem 1	45
8	Essential Prime Implicants Problem 1	48
9	Problem 1 Solution	50
10	Problem 2 Specification	52
11	Prime Implicant Development Problem 2	53
12	Prime Implicant Listing Problem 2	54
13	Essential Prime Implicants Problem 2	55
14	Problem 2 Solution	56
15	Problem 3 Specification	61
16	Prime Implicant Development Problem 3	62
17	Prime Implicant Listing Problem 3	63
1 8 [′]	Essential Prime Implicants Problem 3	65
19	Problem 3 Solution	66
20	Problem 4 Specification	69
21	Prime Implicant Listing Problem 4	70

LIST OF FIGURES (Cont.)

Figure		Page
22	Problem 4 Solution	71
23	Problem 5 Specification	72
24	Prime Implicant Development and Essential Prime Implicants Problem 5	73
25	Problem 5 Solution	74
26	Problem 6 Entry and Result	76
27	Problem 7 Entry and Result	7 8
2 8	Problem 8 Entry and Result	80
29	Automated Logic Design Program	88
30	Combinational Logic Circuit Design	8 9
31	Cost vs Speed Decision Data	95
32	Program Overlay Structure	113
33	Main Program Flow Chart	114
34	DATAEN Flow Chart	115
35	SORT Flow Chart	116
36	PRIMEI Flow Chart	117
37	ESSPI Flow Chart	118
3 8	FORMPI Flow Chart	119
39	OPTMPI Flow Chart	120
40	CONV1 Flow Chart	121
41	CONV2 Flow Chart	122

LIST OF SYMBOLS

Symbol	General Usage
x	A bar over a logical variable denotes negation
+	Is used to denote logic addition (Union of Boolean variables)
XY	Adjacency of logic variables denotes logical multiplication (intersection of Boolean variables)
	Special Program Subroutines
DATAEN	Data Entry Subroutine
SORT	High Speed Sorting Subroutine for DATAEN
CONV11	Format Conversion Subroutine for SORT
PRIMEI	Prime Implicant Determination Subroutine
ESSPI	Essential Prime Implicant Determination Subroutine
CONV12	Format Conversion Subroutine for ESSPI
FORMP I	Reformat, Weight and Order Prime Implicants
CONV13	One Word Format Conversion Subroutine for FORMPI
CONV23	Multiword Format Conversion Subroutine for FORMPI
OPTMP I	Determination and Optimization of Solution Subroutine
CONV1	One Word Format Conversion Subroutine for OPTMPI
CONV2	Multiword Format Conversion Subroutine for OPTMPI

CHAPTER 1. INTRODUCTION

1.1 Thesis Definition

This thesis develops a detailed approach to the problem of optimum selection of a set of prime implicants for minimization of switching functions. The algorithm developed allows considering a minimum cost optimization with provision for non-uniform weighting of the prime implicants and the inclusion of multiple output functions. The weighting used for the prime implicants is a cost based on the number of logic gate inputs required to mechanize the function. The computer program used to accomplish this was structured to be part of a continuing development in other areas of automatic design of switching networks. In Chapter Three an outline of the areas recommended for further development are presented.

The model used in this thesis and one which has been extensively used in logic design is the two level AND-OR logic model with a uniform cost per input for either of the gate types. This model was highly developed for its ease in solution and because it very closely represented the true design restrictions for some time. This was the time when discrete elements were used for the logic (i.e. gates were made up of individual diodes). During this

earlier period, expensive amplifiers, composed of a number of discrete components, had to be inserted atter every other state of passive circuitry to maintain wave shape if high speeds (by prevalent standards) were to be maintained with any reliability. With the advent of integrated circuits, the practical limitations of two levels has been virtually eliminated. Also, there is at present a greater variety of gates available which in most cases provide a cost savings over exclusive use of AND-OR gates. Another factor which affects logic design is that memory units, or flip flops, used to be many times the cost of a simple gate and therefore the procedure was to minimize the memory states to an absolute minimum independent of the gate structure and then minimize the gates. However, with modern integrated circuits a flip-- flop including some built-in gating or other complex functions may be purchased for a price comparable with a few individual gates. For this reason designs of nonminimum states are sometimes less expensive because of an associated simpler gating requirement.

The two level AND-OR gating structure, however, still has the real advantage of being one of the most natural and easiest to understand and work with on a manual design basis. For the same reasons it is best

adapted to teaching switching theory. Additionally, there are well developed and relatively fool-proof minimization procedures for this model. These procedures include mapping and the method known as the Quine-McCluskey method. A historical review of the developments in this area are given in the next section.

1.2 Historical Review

The starting point for most of the early work in switching networks was the Algebra of Classes set up as a formal deductive system (Boolean Algebra). Many alternate postulate sets have been proposed. One which was well developed is attributed⁽¹⁾ to E. V. Huntington in an article published in 1904 "Sets of Independent Postulates for the Algebra of Logic."⁽²⁾ The algebra itself was named after George Boole who published two papers on it; one in 1848 and another in 1853.^(3 & 4) A major development of the application of this algebra to switching circuits has been attributed⁽⁵⁾ to C. E. Shannon for his paper on "A Symbolic Analysis of Relay Switching Circuits"⁽⁶⁾ which was published in 1938. The postulates of this development were shown to be derivable from a subset of the calculus of propositions which in turn was developed from the algebra originated by George Boole.

Later, Shannon developed his ideas further and published a paper "The Synthesis of Two Terminal Switching Circuits" in 1949.⁽⁷⁾ In 1951 a chart or tabular method was published for simplification of Boolean functions. This method became known as the Harvard Method.⁽⁸⁾ This was followed by a systematic algebraic method for simplification of Boolean functions by W. V. Quine in 1952 and later improved upon.^(9 & 10)

While the postulates of Boolean algebra in a mathematical sense were presented over a hundred years ago and well formulated sixty-five years ago, it is still the basis for virtually all works in switching theory and is included as a starting point for almost every text on the subject. The method which forms the basis for the two level AND-OR minimization section of this thesis was presented by E. J. McCluskey as his doctoral thesis in Electrical Engineering at Massachusetts Institute of Technology in June 1956. (11 & 12) This work was an improvement on Quine's earlier work and the method has come to be known as the Quine-McCluskey method; it is now considered the classical approach to the problem of two level AND-OP simplification through the use of Boolean Algebra. The key equation on which this method is based is given below as equation 1.

(1) $XY + X\overline{Y} = X$

Basically the method consists of first expanding all terms to a sum of terms of their lowest level "minterms" and then systematically using equation 1 to simplify the result.

Since these early developments, there have been a number of papers on the subject of optimizing the selection of the prime implicants developed by the Quine-McCluskey method. As noted by F. Luccio, these include two later papers by I. B. Pyne and E. J. McCluskey published in 1961 and 1962;^(13 & 14) also, two papers by J. F. Gimpel, one in 1964 and the other in 1965^(15 & 16) and Luccio's paper in 1966.⁽¹⁷⁾

The advantages of the method presented in this thesis include the fact that certain large problems, including variable cost of the different prime implicants and multiple outputs may be solved by relatively straightforward methods yielding the optimum or near optimum solution. The optimization algorithm developed for this thesis can be set to give the absolute optimum solution by use of a method of testing all solutions for minimum cost. For small size problems this would be provided automatically. For problems of any significant size the all combination approach becomes less desirable from the

standpoint of computer time used. The increase in required computer time is very rapid as the number of nonessential prime implicants is increased, being similar to a factorial type of function. The program is currently written to consider all combinations of solution for a maximum of ten nonessential prime implicants. For sizes above this the weighting algorithm selects the combinations to be considered. The final solution printed is the best solution upon completion of the extent of analysis specified by the user.

There are also graphical methods to solve the two level AND-OR minimization problem. The method in common use was published by E. W. Veitch⁽¹⁸⁾ in its basic form and later in the currently more popular improved form by M. Karnaugh.⁽¹⁹⁾ These graphical methods tend to replace well defined routines with visual insight and are therefore not as directly applicable to automatic solution by a digital computer.

1.3 Scope of Thesis

This thesis develops an algorithm for the optimum selection of prime implicants of a Boolean function. The optimization algorithm is based on a minimum cost of mechanization of the simplified function. The results of

a number of sample problems are discussed, giving the strong features and limitations of the approach. This subject matter is covered in Chapter Two. Chapter Three presents an outline of other areas recommended for future development. Chapter Four discusses the conclusions derived from the present investigation. The program presented was developed for this thesis as an original program. Appendix I provides a flow chart of the program and Appendix II provides a detailed computer listing of the program.

CHAPTER 2. OPTIMUM SELECTION OF PRIME IMPLICANTS OF BOOLEAN FUNCTIONS

The method used in selection of the prime implicants is given below. This is followed by a description of the program used in solving the AND-OR combinational logic problem with uniform cost per input. The flow charts for the program are included in Appendix I.

2.1 Optimized Prime Implicant Selection Method

The method used is the Quine-McCluskey method with an additional algorithm for optimized selection of nonessential prime implicants and special features to match the RIT 360 computer configuration. A number of provisions are incorporated for ease and naturalness of job entry. Details of the program and its use are described in section 2.3. A number of sample problems and their results are given in section 2.4.

The prime implicants are first determined by the Quine-McCluskey method as described in Cadwell.⁽⁵⁾ After determination of the prime implicants, the essential prime implicants are selected. Essential prime implicants are ones which are required because they are the only ones that contain a particular minterm. The optimum (minimum cost) set of the remaining prime implicants necessary to

specify the required function is then selected. This is accomplished by weighting the prime implicants in roughly the order of their probability of being included in an optimum solution. The most probable are then considered first in a search for solutions which continues until a user defined number of correct solutions has been achieved by the computer. The best is then printed as the required solution. The user may specify the number of prime implicants to be considered in combination and the weighting factor to be used for the prime implicant ordering.

2.2 Special Program Features

There are incorporated in the program a number of features including a storage saving technique for FORTRAN programs using octal coding of logical data. In BASIC FORTRAN \overline{IV} which is used on the RIT 360 computer four bytes of information are required to store the state of a variable as 0 or 1. Four bytes is one computer word. Even in the full FORTRAN \overline{IV} employing logical variables one byte is required for the storage of the equivalent information. By using the integer format and coding the information in octal, the program used stores the state of up to eighteen literals, plus some additional information, in one word. This saves memory and allows a

higher theoretical limit on the size of problems to be run. A description of the program's data input routine which includes the above encoding method is given below in section 2.3.1.

2.3 Program Description

The program is broken down into a number of functional areas. The first is the program entry section. In this section the basic information which has to be entered into the computer and the method used to encode it is described. In the next section the prime implicant development is presented, and the final section describes the method used in making an optimum selection of the prime implicants.

2.3.1 Data Entry

The program is described starting with the data entry. The first deck of cards is the computer system cards and the program deck which are provided the user as a package. Next come the data cards which are described in order of entry as follows:

Table 1

Column	Entry
1	Blank if only one problem is to be run or if this is the last problem. A 1 is entered if another problem is to be run
2 - 5	Machine Type Specification; Enter a 1 in column 5 for a combinational logic design problem.

1st Data Card Entries

Note: All columns not indicated should be left blank. All entries must be right justified in columns indicated. These notes apply to all card entries.

Table 2

2nd	Data	Card	Entries

Column	Entry
1-5	No. of literals_used per minterm (i.e. ABCDEF contains six literals). A maximum of eighteen may be specified.
6-10	No. of outputs in the problem. A maximum of six are allowed. (i.e. a number 1-6 must be entered in column 10).
11-13	Output Definition: Enter a l in each of the columns associated with a desired output.
	Column 11 Full development of prime implicants.
	12 Listing of prime implicants.
	13 Listing of essen- tial prime implicants.
	L

The optimized prime implicant selection, the number of gate input lines and a listing of the input is provided automatically.

The third and succeeding data cards define the logic to be simplified. Provision is made for entering optional ("don't care") as well as required terms. Also, a multiplicity of input terms may be entered by a single statement. This is accomplished by leaving literals blank when all combinations of the literal are to be entered (i.e. AbbD enters ABCD, ABCD, ABCD and ABCD). When a term is to be specified for more than one output, all or any subset of the outputs may be specified on one card. Remaining outputs would be specified on additional cards as desired. The format for card three and all remaining cards is as follows:

Table 3

3rd	Data	Card	Entries
-----	------	------	---------

Column	Entry
1	Enter a 1 if another card fol- lows. Leave Column one blank if this is the last card of data set three.
2	Column two is left blank for clarity in reading the printed data on the punched card.
3	Leave blank if this is a re- quired term. Enter a minus sign if it is an optional term.
Next N columns	For each literal enter a 1 if it is the true form, a 2 if in the negated form and a 3 if blank. Note: N is the num- ber entered in Columns 1-5 of Card two.
Next column	Leave blank.
Next M columns	Enter the numbers of the out- puts associated with this term. Note: M is the number entered in Column ten of Card two. If only one output is used it need not be indicated (i.e. if M is 1, these columns would be left blank as an optional entry).

As an example, if \overrightarrow{ABCDE} was a required term for outputs two and three, the card format would be "lbbl22l2b23." The first 1 denotes another card is to follow.

As the input is read in, the first card causes the

AND-OR logic simplification routine to be entered. The second card sets up the indices used in reading the succeeding data cards. Each succeeding data card is read into a one card buffer. This input is then reduced to one number (computer word) per minterm. These numbers are generated by entering the octal equivalent of each literal, a literal at a time, into a temporary buffer. Considering the part of the input denoting the literals, if the ith literal is 1 (a true valued literal) the octal value of $2^{(i-1)}$ is added to each number in the temporary storage. If it is a 2 (a negated literal) nothing is added. If it is a 3 (an all combinations specification) a new number is created for each number already in storage which is that number plus the octal value of $2^{(i-1)}$. The sign of the number(s) is plus for a required term and minus for an optional term. The number of ones in the literal of each term is entered as the two most significant digits. The octal equivalent of the sum of the weighted output numbers is the least significant two digits. Each output is weighted as zero if not applicable and as 2⁽ⁿ⁻¹⁾ if applicable, where n is the output number. The resulting integer has the following structure:

The temporary buffer is overlapped on the upper 512 words of the main buffer allowing a maximum of nine blanks to be inserted in a term. After each input card is processed all the resulting minterms in temporary storage are transferred to the main storage. If there are more than one thousand minterms, storage buffers would normally be exceeded during problem solution; therefore the solution is terminated at the input phase in this case.

Upon completion of reading the problem description the main register is sorted in order of the number of literals in the true state for each minterm. Those with the least number are entered first. A standard sort approach would be to scan the register, select the least value, put it in the next position of a second buffer until all values were in ascending order. For n terms in the register there would be required a number of comparisons equal to the combinations of n terms taken two at a time, or $\frac{n!}{2(n-2)!} = \frac{1}{2}n(n-1)$ comparisons would be required. To improve the speed, a high speed binary sort is used which requires a maximum of ni $-\frac{n}{2}$ comparisons

where "i" is the smallest integer for which $2^{i} \ge n$. For a hundred minterms the respective number of comparisons required for the two approaches would be 4,950 and 650 respectively. The ratio between the two methods would increase for a greater number of minterms and decrease for a smaller number. While an indication of the relative ratio of computer time involved, this ratio is not a true ratio of computer speed due to the fact the second approach does require more indexing and memory transfers per comparison. To save time in computing the number of ones in a minterm on each comparison, the storage number as described above is sorted directly in ascending order. The two most significant digits of this number contain the number of ones in the minterm and therefore when sorted in order provide the required ordering except for sign. One final ordering is then required to interpose the negative numbers within the positive numbers.

2.3.2 Prime Implicant Development

The ordered group of minterms resulting from the completed sort is denoted the first or starting level of the reduction. This level is divided into blocks containing a common number of ones in their minterms. By noting the position in the above ordering where the

number composed of the first two digits changes value, the blocks are determined. The locations are saved at the upper end of the main register as pointers to the block changes. Each term is then compared with all terms of the next higher block. Those differing by a binary number are entered in the next level. Where two numbers differ by a binary number 2ⁱ⁻¹the literals in the ith position can be reduced by the relation $XI + X\overline{I} = X$ where X represents all literals other than the $i\frac{th}{t}$ and I represents the ith. The numeric value of X is entered in the block of the next level. Where not all of the outputs are common between the two terms XI and \overline{XI} , only the common outputs are entered in the two least significant positions of the number denoting X in the next level. If all outputs match, both terms XI and \overline{XI} in the current level are flagged. For level two through six a second integer number is associated with each reduced set of minterms. This number is denoted a tag and is divided into five 2 digit partitions in which the literal that was removed at each level is stored. If there are more than six levels in the reduction, additional tag words are added as required. In making comparisons for entry into levels three and up, the tags must be the same in addition to the entries differing by a binary number.

It may be noted that this requirement assures the previously removed literals are identical as a requirement of the comparison (i.e. that the X in XI and XI are the same).

After all possible reductions are made, the full development of the reduction process is printed if requested. Storage is then compressed by removing all flagged entries except those of the first level. The nonflagged entries are the prime implicants and are printed if requested by the user. For an optimum selection of prime implicants each minterm is scanned. If a minterm is contained in only one prime implicant with a common output, that prime implicant is flagged as an essential prime implicant. Also all the required minterms included in any essential prime implicants are flagged for all common outputs.

2.3.3 Optimum Prime Implicant Selection

In the next step all the minterms flagged on each of their outputs are deleted from storage. If there are no remaining minterms the essential prime implicants are printed as the final solution. If there are remaining minterms all essential prime implicants are grouped in a separate section of storage. The remaining prime implicants are assigned a weighting of one for each output of each of the remaining minterms which it contains plus an

additional weight of four if the minterm for that output is contained in only one other prime implicant. This weighting has a tendency to indicate the relative probability that a prime implicant would be included in an optimum solution. The four weight may be optionally assigned a value other than four by the user. The prime implicants are then sorted in order of this weighting with the highest weighted entered first. Each of the prime implicants is then tested one at a time to see if they include all the remaining minterms. If there is one or more, the one requiring the least number of gate inputs is selected as the optimum. If not, all combinations of the prime implicants taken two at a time are tested to see if the remaining minterms are included in the other. Assuming thirty remaining prime implicants, 435 pairs would have to be considered and each pair tested to see if it contained all of the prime implicants. With the procedure used, the computer time has been reduced by effectively making the 435 scans of the remaining minterms changing a single prime implicant at a time rather than a pair of prime implicants. However, the consideration of more minterms in combination would generally not be practical from the standpoint of computer time. Therefore, only the first thirty are considered two at a time. The

maximum number of prime implicants considered three at a time is fifteen; four at a time is twelve; five, six, seven, eight, nine, or ten at a time is ten. After a solution has been achieved each solution is weighted: one for each literal in each prime implicant (equivalent of one AND gate input) and one for each output it is used in (equivalent of one OR gate input). This solution is compared against any previous solution and the solution with the minimum number of gate inputs (minimum weighting) is selected and saved. If twenty five or more solutions have been achieved the best is printed as the optimum solution. If less than twenty five solutions have been achieved the first prime implicant is selected as a required prime implicant. It is then treated as an essential prime implicant and the process repeated. If there are ten or less prime implicants the absolute best solution is guaranteed, as all possible combinations would have been considered. The 25 solution rule applies after the specified combinations are done.

To enable use of this algorithm in varying situations, optional entries for the number of solutions and number of items to be considered at a time may be entered on Card 2 as follows:

Table 4

Additional Data Card 2 Entries

Column	Entry	
16-20	The number of solutions to be sought (25 is the de- fault option if left blank). Allowable maximum is 99.	
	The maximum number of prime implicants for which all combinations are taken X at a time.	
	X Default option	
21-25 26-30 31-35 36-40 41-45 46-50 51-55 56-60 61-65 66-70	2 30 3 15 4 12 5 10 6 10 7 10 8 10 9 10 10 10 Weight factor for	
	prime implicants 4	

Note: entries must be right justified.

The weighting function for ordering of the prime implicants may be varied from the standard. The extra weight for prime implicants where only two include a minterm may be changed to any value 0-99 by entering the value in columns 66-70 on Card 2. The default option is four. If any of the options of Table 4 are used, all must be specified even if they are the same as the default option. Additional work with this algorithm showed the initial estimates used for the standard numbers of combinations that could be practicably tested were overly optimistic; therefore, standard conditions should be used only for short problems. Some time indications and special cases are given at the end of Section 2.4 "Program Results".

There are several special means to request specific job functions by changing the number of solutions. For large problems that would require too much computer time, the user may specify a negative number of solutions. This will enable the user to receive the prime implicant development, prime implicant listing and essential prime implicant listing. It would allow an orderly progression to the next problem and use the minimum amount of computer time rather than simply putting a time limit on the job. The number zero should not be specified for the number of solutions. Any number of solutions less than ten limits the search at the first set of combinations of prime implicants from all prime implicants to one more than is specified for the second set (Columns 21-25, Card 2) as shown in Table 4.

The next section gives the results of a number of - sample problems programed and a detailed example of the method used.

2.4 Program Results

Methods used and the results achieved are illustrated through the use of eight sample problems. These are described and actual output illustrated in the following sections.

2.4.1 Problem 1

Problem 1 is a basic problem which illustrates the problem specification, type of results provided by the program, encoding methods used and the problem solution method. The problem is stated as follows:

Find the optimum AND-OR mechanization for

(2) $A = X_1 \overline{X}_2 \overline{X}_3 X_4 X_5 + X_1 \overline{X}_3 \overline{X}_5 + X_3 X_5$ with the added provision the condition $X_3 \overline{X}_5$ can not occur (i.e. $X_3 \overline{X}_5$ is an optional term).


The mechanization for A as stated in Equation 2 would require a five input AND gate to form the first term, a three input AND gate for the second term and a two input AND gate for the third. All would then be OR connected with a three input OR gate to form A. As may be seen from the above example one AND gate input is required for each variable in a term and one OR gate for each term. The total number of inputs is thirteen. The object of the analysis is to reduce the mechanization

cost by reducing the number of inputs required. With this relatively simple example a reduction could be effected through the use of Boolean Algebra. However, with this approach it is generally difficult to achieve an optimum solution or to know how near optimum the solution is. This first problem illustrates the Quine-McCluskey method as a systematic approach to finding a solution.

The input data for an automatic analysis of this problem has a one entered in column five of the first card. This specifies the problem type. Item one of Figure 2 shows the computer acknowledgment of this specification.

The input data for the second card includes the number of literals (five) entered in column five and the number of outputs (one) entered in column ten. Ones were entered in columns eleven, twelve, and thirteen to acquire a full set of computer output. The number of solutions to be considered before selecting the best and the number of terms to be considered in combination were not specified. The program therefore automatically selected the default options. This is shown as item two of Figure 2.

The data of Equation 2 is specified to the computer program for each of the terms as shown in Table 5. A one





Problem 1 Specification

is entered for each literal in the true state, a two for a literal in the false (negated) state and a three for a literal that is absent (optional).

Table 5

Input Variables Proble	em L	
------------------------	------	--

Status of Term	Term	Entry Card Column 1 2 3 4 5 6 7						
Required Term	×1×2×3×4×5	1		1	2	2	1	1
Required Term	$X_1 \overline{X}_3 \overline{X}_5$	1		1	3	2	3	2
Optional Term	Х ₃ 🔀5	1	96 3	3	3	1	3	2
Required Term	X ₃ X5			3	3	1	3	1

It may be noted the optional (negative) term could have been omitted and a logically correct expression would have resulted; however, this type of term is used by the program to enable a reduction where possible but excluded where additional hardware would be required for its inclusion. It is thus used to advantage in simplifying the hardware mechanization. The ones in column one denote another entry follows. The blank in column one of the last card denotes the last entry. The minus sign in column two denotes the optional entry. As is seen, the equation and optional terms may be entered in any order. The number of output lines is equal to the number of equations. Item three of Figure 2 shows ac-

knowledgement of the data entry for the one equation. As only one equation was used the output or equation number was not entered. This is shown by the last two digits being zero for each entry. The program as encoded has provision for a maximum of six outputs which may be optimized simultaneously. Most automated methods published are limited to optimizing the equations one at a time and do not mechanize for an overall minimal hardware solution with maximum effective sharing of components. The program will select a nonminimum solution for any equation if it can more than offset the difference in hardware cost with a saving in the hardware used for another equation, another output network, or group of equations by sharing components.

The first step in the optimization is to expand the terms of Equation 2 into their minterms (primary terms). This is accomplished through repeated application of the Boolean Algebra identity of equation.

 $(3) \qquad X = XA + X\overline{A}$

This identity is used until all literals are present for each term. This is what is called a minterm. The first term $X_1 \overline{X}_2 \overline{X}_3 X_4 X_5$ is already in this format. The second term is expanded as follows:

(4)
$$x_1 \overline{x}_3 \overline{x}_5 = x_1 x_2 \overline{x}_3 \overline{x}_5 + x_1 \overline{x}_2 \overline{x}_3 \overline{x}_5$$

(5)
$$x_1 x_2 \overline{x}_3 \overline{x}_5 = x_1 x_2 \overline{x}_3 x_4 \overline{x}_5 + x_1 x_2 \overline{x}_3 \overline{x}_4 \overline{x}_5$$

(6)
$$x_1 \overline{x}_2 \overline{x}_3 \overline{x}_5 = x_1 \overline{x}_2 \overline{x}_3 x_4 \overline{x}_5 + x_1 \overline{x}_2 \overline{x}_3 \overline{x}_4 \overline{x}_5$$

The two remaining input terms $X_3\overline{X}_5$ (optional term) and X_3X_5 would be expanded in a like manner. Upon completion of the expansion the terms resulting are sorted in the order of number of nonnegated literals they contain; also, they are flagged when optional. For use in the computer input each minterm is encoded by assigning it an octal value determined, as shown, in Equation 7.

(7)
$$V(m) = \sum_{i=1}^{NL} \delta_i \cdot 2^{(i-1)}$$

Where

NL is the number of literals in each minterm $\delta_i = 0$ if the logical value of Xi is negative $\delta_i = 1$ if the logical value of Xi is true

For example, the value of the first term $V(X_1 \overline{X}_2 \overline{X}_3 X_4 X_5) = 2^0 + 2^3 + 2^4 = 25$, or 31 base 8. The advantage in the use of base 8 is that minterms may be constructed directly from the octal value by noting the weighting of each literal as shown in Figure 3 below.

For example, 31 above would have the minterm constructed by 1 giving $\overline{X}_3\overline{X}_2X_1$ and the 3 giving X_5X_4 or $X_5X_4\overline{X}_3\overline{X}_2X_1$. The first level of the prime implicant development is the ordered list of minterms. This list is given in Figure 4 for problem one. The first column has stars which are flags used in the prime implicant development as explained later. The second column contains a letter "0" to denote those minterms which are optional (i.e. an expansion of the optional term entered). The next column contains the octal value of the minterms. The last column contains the equation or output network number. For this problem there was only one output, so all the values are one.

It may be noted the minterms are grouped. This grouping is by the number of nonnegated literals in each. For example, the first is "1" which is $\overline{X}_5\overline{X}_4\overline{X}_3\overline{X}_2X_1$ and "4" which is $\overline{X}_5\overline{X}_4X_3\overline{X}_2\overline{X}_1$, both of which have one nonnegated literal. The next term, which is of the following group is "3" which is $\overline{X}_5\overline{X}_4\overline{X}_3X_2X_1$ and has two nonnegated literals.

PRIME IMPLICANT DEVELOPMENT

•

LEVEL * *0	1 1 4	1 1	
* *C *C * * *	3 5 11 14 24	1 1 1 1 1	۶
*C * *C *C *C * *	7 13 15 16 25 31 34	1 1 1 1 1	, , ,
*C * * *	17 27 35 36	1 1 1 1	
*	37	1	-

Figure 4

Prime Implicant Development Problem 1 Level 1 Referring to Equation 1 it is obvious the reduction method used is applicable only when the number of literals of the two terms to be combined differ by one nonnegated literal. By the above grouping these terms would always be in adjacent groups. It is, therefore, necessary to search only the next group for possible reductions if one starts with the first. The procedure then, is to start with the first term of the first group and compare it to each term of the next group for a possible reduction by Equation 1. Where there is a reduction the reduced result is noted in the next level of the reduction, as shown in Figure 5. In the first group, for example, the following reduction is possible.

(8)
$$1 + 3 = \overline{x}_{5}\overline{x}_{4}\overline{x}_{3}\overline{x}_{2}x_{1} + \overline{x}_{5}\overline{x}_{4}\overline{x}_{3}x_{2}x_{1}$$
$$= \overline{x}_{5}\overline{x}_{4}\overline{x}_{3}x_{1}$$
$$= 1$$

The above expression is tagged with a 2 denoting the second literal was removed from the terms. This result is shown in the first line of results in Figure 5. It may be noted that a simplification of the type used in this method is possible if, and only if, the terms differ by one literal only being negated in one term and not in the other. By use of the encoding as shown in Figure 3, this condition occurs when the encoded value of the terms

LFVFI * * * * * * *	2 1 1 4 4 4 4	1 1 1 1 1 1 1	2 3 4 1 2 4 5	:
****	33555666111114444444 111114444444		34245145235125124 •	•
水本水水本本水本本本本本本本 本水本本	773155 16655666144 12756 336		45325152414312 5421	•

1

.

Figure 5

Prime Implicant Development Problem 1 Level 2

differs by a power of 2. Our reduction procedure is then simplified to taking each term one at a time and comparing it to each term of the next group to determine if it differs by a power of 2. For example, the first term of Figure 4 has a value of 1. Comparing it with the terms of the next group it is seen that it differs by a power of 2 with the following octal numbers.

Table 6

Table of Differences of Minterms

Term	Octal Difference	Power of 2 of Difference
3	2	1
5	4	2
11	10	3

For the encoding system used it may be noted, as shown in Figure 3, that the literal represented as a difference is X_i where i is one greater than the power of 2 of the difference. The literal by which the term is reduced is called the "tag" and is shown in the last column of Figure 5. The results shown in Table 6 are given in the first three lines of the computer output in Figure 5. The remainder of the first group of Figure 5 is completed by comparing the term $\overline{X}_5 \overline{X}_4 X_3 \overline{X}_2 \overline{X}_1$

as represented by the octal term 4 with the terms of the second group in Figure 4. Each succeeding group of the second level is likewise formed by comparing the terms of the equivalent group in the first level one at a time with all the terms of the next group in the first level. Both terms in the first level for which there is a comparison differing by a power of 2 are starred (flagged) if, and only if, on that comparison all of the same outputs are included in both. If one term contains outputs not included in the other, only the common outputs are noted in the second level and the terms in the first level are not starred based on that comparison. In Figure 5, output for level 2, the first column is the flag denoting a comparison in the next level for those cases where the term is starred. The starring of a term flags it as a term that is included in a term of a higher level of the development.

The terms of the higher levels have fewer literals and require less gate inputs to mechanize; therefore they would be used rather than the starred terms in any optimum solution. For this reason the starred terms are removed from consideration as part of the final solution as they are flagged.

The fact that a term was derived from optional

minterms is not noted as this information will not be used until completion of all of the levels and is available in the level one output data storage area in the computer. Therefore, the "O's" of the second column of Figure 4 are not included in any of the remaining levels. The next column is the code of the literals of the reduced term. Throughout, this data is in octal form. The octal encoding provides the convenience that each digit represents exactly three literals as shown in Figure 3. The last column is the tag (number of the literal which was reduced from the term).

The third level of the prime implicant development is derived in a similar manner. The one exception is that, in addition to differing by a power of two, terms must have the same tag to be reduced and entered in the next level. As was seen in the method of encoding and illustrated in Figure 3, the fact that two terms differ by a power of two denotes that one literal appears in the negated form in one term and in the nonnegated form in the other. However, if the tag indicates there are different literals removed from previous reductions, there would be in the original minterms of the derivation other differing literals and the basic reduction as given in Equation 1 would not be applicable. Hence, the tag must

match in the reduction process.

As an example, the first term "1 1 2" $(\overline{X}_{5}\overline{X}_{4}\overline{X}_{3}X_{1},$ output 1, tag X₂) of level two differs by a power of two with "5 1 2" $(\overline{X}_{5}\overline{X}_{4}X_{3}X_{1}, \text{ output 1, tag X_2})$ and "11 1 2" $(\overline{X}_{5}X_{4}\overline{X}_{3}X_{1}, \text{ output 1, tag X_2})$ of the second group, yielding "1 1 2 3" $(\overline{X}_{5}\overline{X}_{4}X_{1}, \text{ output 1, tags X_2} \text{ and X_3})$ and "1 1 2 4" $(\overline{X}_{5}\overline{X}_{3}X_{1}, \text{ output 1, tags X_2} \text{ and X_4})$ respectively. The reduction for the first group of level three is completed in a similar manner and is given in Table 7 below.

Table 7

r			r				<u>.</u>			
lst Lev				2nd Lev				R	lesu	lt
1	1	2		5	1	2		1	1	23
1	1	2		11	1	2		1	1	24
1	1	3		3	1	3		1	1	. 32+
1	1	3		11	1	3		1	1	34
1	1	4		3	1	4		1	1	42+
1	1	4		5	1	4		1	1	43 +
4	1	1		6	1	1		4	1	12
4	1	1		14	1	1		4	1	14
4	1	1		24	1	1		4	1	15
4	1	2		5	1	2		4	1	21+
4	1	2		14	1	2		4	1	24
4	1	2		24	1	2		4	1	25
4	1	4		5	1	4		4	1	41+
4	1	4		6	1	4		4	1	42 +
4	1	4		24	1	4		4	1	45
4	1	5		5	1	5		4	1	51+
4	1	5		6	1	5		4	1	52 +
4.	1	5		14	1	5		4	1	54+

Reductions Forming First Group of Level 3

It may be noted that the first and third terms are the same except for the order of the tags. The order of the tagged literals is the order in which literals are removed. As the order in which literals are removed in the reduction is of no importance to the result, these two terms are identical. There are a number of other terms which are also common in Table 7. The set of unique terms which are entered in level three, Figure 6, are indicated by a plus in Table 7.

One method of reducing the results of the algorithm to the unique terms would be to start with the total list for each group and compare each term with all succeeding terms and eliminate all but one in the case of identical terms. However, this would require storing all of the terms and making $\frac{1}{2}(n^2-n)$ comparisons, where n is the number of terms in the group. Also, the individual comparisons are relatively complex, entailing a comparison which would in effect unscramble the order of the tag or compare separately on each literal of the tag. The computer time is reduced and the need for storing all terms is eliminated by the algorithm used. With this algorithm the tag is tested for literals in ascending order, right to left. If a term does not fulfill this specification it is dropped upon generation, eliminating the need of buffer storage and a lengthy set of comparisons. The validity of this approach is shown below. In level two, where there

LEVEL * * * * * * * *	3 1 1 4 4 4 4 4 4 4	1 1 1 1 1 1 1 1	344244555	2231 121 24		
* * * * * * * * * * * * * * * * * * * *	3. 55566 11114 14424 244 24	1 1 1 1 1 1 1 1 1 1 1 1 1	445545535255244	322411423112112		
* * * * *	7 15 16 25 26 34	1 1 1 1 1	555442	4 2 1 2 1 1		
LEVEL * * * *	4 4 4 4	1 1 1 1	44555	<u>32</u> 244	2 1 1 2	
* * *	5 6 14 24	1 1 1 1	5 5 5 4	4 4 2 2	2 1 1 1	
LFVEL	5 4	1	5	4	2	1

Figure 6

Prime Implicant Development Problem 1 Levels 3, 4, and 5

is only one tag, all terms are unique and are retained. For level three there are two literals which have been removed as common. Considering two generalized terms for which a reduction is possible we have

where Y_1 represents all the literals with a subscript greater than i and Y_2 all the literals with a subscript less than i. The above terms reduce to

 $Y_1 Y_2$ tag $X_j X_i$.

It is noted, however, that the above terms being present implies that both the X_j and \overline{X}_j literals are present with each of the terms $Y_1 X_i Y_2$ and $Y_1 \overline{X}_i Y_2$ and therefore there would also be in level two terms of the

form $Y_3 \overline{X}_j Y_4$ tag X_i

 $Y_3 X_j Y_4$ tag X_i , where the combined literals of Y_3 and Y_4 are the same as those of Y_1 and Y_2 . These terms reduce to

> Y₃ Y₄ tag X_i X_j or, equivalently, Y₁ Y₂ tag X_i X_j.

From this it is to be seen that for level three the basic algorithm will always yield pairs of equivalent terms. By the algorithm used, the term with the higher subscripted literal on the left (tag in ascending order, right to

left) is selected. For the kth level there are (k-1) literals in the tag, which is represented as Z. Two terms of the kth level which are of the form that can be reduced for the (k+1) level are

- $Y_1 \overline{X}_i Y_2$ tag Z
- $Y_1 X_1 Y_2$ tag Z. This reduces to

 Y_1 Y_2 tag Z X_1 . Now, if i is a subscript of smaller numerical value than any subscript of the (k-1) literals of Z, the subscripts will be in ascending order, right to left, since Z from the previous steps was in ascending order. In this case the term will be retained. In the case where i is numerically greater than the smallest subscript in Z, the smallest subscript is denoted j. As in the argument for the case of two terms, the possibility of a reduction for the literal X_j in a previous level implies that both the X_j and \overline{X}_j literals are present with each of the terms

 $Y_1 X_i Y_2$ tag Z and $Y_1 \overline{X}_i Y_2$ tag Z and therefore there would also be in the kth level two terms of the form

 $Y_3 \overline{X}_j Y_4$ tag Z'

Y₃ X_j Y₄ tag Z', where Z' contains all the literals of Z, except X_i is included and X_j is not. These two terms reduce to Y₃ Y₄ tag Z' X_i.

As the literals of the tag Z' X_j are the same as tag Z X_i , and the combined remaining literals of Y_3 Y_4 are the same as the combined remaining literals of Y_1 Y_2 , the two (k+1) level reduced terms Y_1 Y_2 tag Z X_i and Y_3 Y_4 tag Z' X_j are equivalent. By the above argument it is shown that for any term with the tag subscripts not in ascending order there will be an equivalent term with the tag subscripts in ascending order. Therefore, terms, where the tag subscripts are not in ascending order, may be deleted without further evaluation.

The remainder of level three and levels four and five are developed in a like manner. The starred terms in Figures 4, 5, and 6 are the terms which are wholly included in a reduction, resulting in a term on the next level. The unstarred terms which remain include, therefore, all of the original minterms and are denoted the prime implicants. In Problem 1 these terms are: 1 5 3 in level three, 1 1 4 3 2 in level four, 11 and 4 1 5 4 2 1 in level five. As described in the input data, the user may optionally select a prime implicant listing as part of the output from the computer. This includes all the information as shown in Figure 7 for Problem 1. Included is all of the information for level one on the minterms, as shown in Figure 4, and a listing of the prime implicants.



LEVEL * *0	1 1 4	1 1					·····
* *() * *() *	3 5 6 11 14 24	1 1 1 1 1	• • •• • •				
*() * *() *() * * * * *	7 13 15 16 25 26 31 34	1 1 1 1 1 1		-		<u>-</u>	
☆() ☆ ★ ★	17 27 35 36	1 1 1 1					
*	37	1					
LEVEL	2						-
			· · · •••				
LEVEL	3						
	11	1	. 5	3			
LEVEL	4 1	1	4	3	2	·	
LFVEL	5 4	1	5	4	2	l	
			Figu	re	7		.
	Prim	e I	mplic	ant	Li	.sti	ing

Problem 1

A prime implicant is termed an essential prime implicant when it is the only one in which a required minterm is included. Such a prime implicant must, of course, be included as part of the solution in order to include the required minterm. To determine the essential prime implicants each minterm is tested against all prime implicants for its inclusion in prime implicants. If it is included in two or more prime implicants it does not require an essential prime implicant for its inclusion. If there is only one prime implicant in which it is included, that prime implicant is an essential prime implicant. In this case, all minterms which are included in this prime implicant are excluded from the test for further essential prime implicants by the computer program. If such a minterm were included in only this prime implicant it would indicate that this prime implicant was essential for more than one minterm; however, it is still an essential prime implicant. If an excluded minterm were included in another prime implicant it would be included in at least two prime implicants and, therefore, would not require an essential prime implicant to include it. In either case there is no loss in excluding the other minterms included in essential prime implicants from further testing to save computer time. If a minterm is not included in any prime

implicant (unstarred in level one) it is treated as an essential prime implicant. The essential prime implicants for Problem 1 are shown in Figure 8. The literals are denoted by the numbers 1, 2, and 3 as shown in Table 8 below.


Table 8

Literal Code	Meaning
1	Literal included in ne-
2	gated form (i.e. \overline{X}_i). Literal included in non-
3	negated form (i.e. X _i). Literal not included.
Output Code	Meaning
1	Not included for this
2	output. Included as part of
3	this output. Essential for this output.

Essential Prime Implicant Codes

The literals are in the format $X_5X_4X_3X_2X_1$. There is only one output for the network of this problem; in all cases the essential prime implicants for this output are coded "3" (essential for this output). Other outputs, had there been any, would have been listed in ascending order from right to left.

The listing of the essential prime implicants is an



......

Figure 8

Essential Prime Implicants . Problem 1 optional listing which the user may select upon problem entry. For this problem all the minterms are included in the essential prime implicants and therefore a listing of essential prime implicants is the problem solution. When this occurs, the computer program states the fact and gives the listing of the essential prime implicants as shown in Figure 9. This solution to the problem is represented in literal form as

(9)
$$A = \overline{X}_5 X_1 + X_3 + X_4 \overline{X}_2 X_1.$$

This form requires two AND gate inputs for the first term and three for the third, plus three OR gate inputs, for a total of eight gate inputs as compared to the original form of the problem which required thirteen. It may be noted the second term, being a single term, does not require an AND gate input but may be wired direct to an OR gate input. The solution as determined by the computer is a minimum solution. When all the prime implicants are required as essential the solution is, of course, also the minimum cost solution.

2.4.2 Problem 2

Problem 2 provides a case where the desired network includes terms other than essential prime implicants.


ALL TERMS	ARE COVERED BY	THE ESSENTIAL PRIME	IMPLICANTS
	LITERALS 13332 33233	OUTPUTS 3 3	
V V National State State State State State	32312	3	
	·····		····

5 20

A.

المراجع الأرابي المحاد يسترحان المناريات المحمولات المتحد والمحاد والمحمولا والمحمولا والمحمول المراجع والمحادر المراجع والمحمول الم





Problem 2 is to find the optimum AND-OR mechanization of Equation 10.

(10)
$$A = \overline{X}_1 \overline{X}_2 \overline{X}_4 + X_1 \overline{X}_2 X_3 + \overline{X}_1 X_2 \overline{X}_3 \overline{X}_4$$

The data input and computer acknowledgement is as explained in Section 2.3.1, Data Entry, and is illustrated for Problem 1, Section 2.4.1. The computer acknowledgement for Problem 2 is shown in Figure 10. The prime implicant development and prime implicant listing are shown in Figures 11 and 12 respectively. It may be noted that because there is no reduction possible past the second level the prime implicant development and prime implicant listing are the same. The essential prime implicants are shown in Figure 13. The solution to Problem 2 is shown in Figure 14. The problem solution is provided separately by network output. First, the prime implicants that are included exclusive of the essential prime implicants are given. For Problem 2 there is one 1311 ($\overline{X}_4 \overline{X}_2 \overline{X}_1$). Also, the number of literals in the term (LIT 3), weight (WT 5), and output status (OUTPUT 2) is given. The weight is the weighting of the prime implicant. In this case a weighting of five was used. As described in Section 2.3.3, Optimum Prime Implicant Selection, a weight of one is assigned for the single minterm not included in the




Figure 10



PRIME IMPLICANT DEVELOPMENT

-----1 ** · · ·

.....

we do mande a secondar LEVEL 1 0 1 2 4 1 * * 5 1 - - · · * 15 * 1 LEVEL 2 0 0 1 1 2 3 4 1 1 5 1 4

Figure 11

.....

Prime Implicant Development Problem 2

,

PRIME IMPLICANT LISTING

.

.

.

م يستريه

				.•
Adual Weine Later and Adual Say and a second		-		and memory
LEVEL *	1 0	1		
* *	2 4	1 1		
*	5	1		
*	15	1		
LEVEL	2	-	_	
	0 0	1	2 3	
	4	1	1	
	5	1	4	
i.				
				-
·				;

Figure 12

Prime Implicant Listing Problem 2



.

بالمناصر ماليات ما

.




Figure 13

,

Essential Prime Implicants Problem 2

لله الحديد ممحمولية ارتبا وربار وارتر ; PROBLEM SOLUTION حبيه جيهجنا راكا التعريجي ۰. ۱ والالتان والمتعاول جمال المسوي سيتقسب ÷ ٠ ÷ and a second à 10-10-10 OUTPUT NO. 1 PRIME IMPLICANT LIT WT OUTPUT 3 5 2 1311 ESSENTIAL PRIME IMPLICANTS 1131 3212 33 NO. OF 'AND' GATE INPUTS REQUIRED = NO. OF 'OR' GATE INPUTS REQUIRED = TOTAL= 12 9 3 . TOTAL NO. OF SOLUTIONS= THIS WAS THE 1 TH 3

Figure 14

Problem 2 Solution

essential prime implicants and an additional weight of four because there were only two prime implicants that included this minterm. The output code 2 denotes that the prime implicant is included in this output network but is not an essential prime implicant. All the literal and output codes used in the final solution are the same as those detailed for the essential prime implicants in Table 8. The order of the literals is from right to left (i.e. $X_4X_3X_2X_1$), the same as for the essential prime implicants. The essential prime implicants 1131 ($\overline{X}_4 \overline{X}_3 \overline{X}_1$) and 3212 $(X_3 \overline{X}_2 X_1)$ are given next, along with their output code of 3 denoting they are essential for this output network. For the case of a network requiring a single output, the output coding is somewhat redundant as the titles and grouping would provide the same information; however, where a network has multiple outputs, this information gives the status of each prime implicant in reference to each output network. This is better seen and is explained in detail in the next sample problem. For the programing convenience of using one less print format, the output information is printed for the single output network as well as for multiple output networks. The problem solution is

(11) $A = \overline{X}_{4}\overline{X}_{2}\overline{X}_{1} + \overline{X}_{4}\overline{X}_{3}\overline{X}_{1} + X_{3}\overline{X}_{2}X_{1}.$

The number of AND gate inputs required are three for each of the three terms, or nine. The number of OR gate inputs required is one for each term, or three, for a total of twelve gate inputs. For the case where a solution contained a term with a single literal, the correct solution would be indicated; however, the AND gate input count would be one greater than required since this single term could be connected direct to the OR gate inputs. Also, for the case where the solution is one term, the OR gate would not be required.

The computer also states the total number of solutions found and which one was best. As the total number of solutions was less than the twenty five requested by the default option (see Figure 10, Problem 2 Specification), it is known the search was exhausted and the solution is optimum. For the case where the number of nonessential prime implicants is less than the number of terms taken in combination, this test is conclusive. For a large problem, all of the combinations specified may have been tested and the number of solutions still be less than the number specified; in this case a solution is printed but the fact the number of solutions was not achieved would not indicate an exhaustive search of all combinations. The solution number for the best solution

is given as an aid to the user in getting a feel for when he is over or under specifying for long problems and for what weighting factors would seem to best fit his problem. This is an optional part of the input, as specified in Section 2.3.3, Optimum Prime Implicant Selection.

2.4.3 Problem 3

Problem 3 is solution of a network requiring two outputs. In the case of a multiple output network an overall minimum cost solution is sought: that is, the cost of generating each output may not necessarily be minimum if the added cost is more than offset by savings in making part of the network more usable in generating one or more of the other output functions. This approach is, of course, the optimum approach as compared to simply using those sections of the network, when available, which happen to exist for another output function. Problem 3 is to find the optimum AND-OR mechanization of Equation 12 and 13.

(12) $A_1 = \overline{X}_1 \overline{X}_3 \overline{X}_4 + X_1 \overline{X}_2 X_3 X_4 + \overline{X}_2 X_3 \overline{X}_4$ (13) $A_2 = \overline{X}_2 X_3 \overline{X}_4 + X_1 \overline{X}_3 \overline{X}_4 + X_1 X_2 X_3 \overline{X}_4$


The data input and computer acknowledgement is as explained in Section 2.3.1, Data Entry, and is illustrated

for Problem 1. The computer acknowledgement is shown in Figure 15. A difference which may be noted is the printing of the associated outputs with each term. For example, the first term, 2322 $(\overline{x}_1\overline{x}_3\overline{x}_4)$, is followed by 010. The first zero is a separator; the one denotes it is associated with with the first output network, or Equation 12; the next zero may be regarded as a blank, indicating this term is specified for only one of the outputs. The prime implicant development and prime implicant listing are given in Figures 16 and 17 respectively. The output column is the second numeric column. It is coded the same as the literals, as shown in Figure 3 for the literals. That is, each output is assigned a value 0 as determined by Equation 14.

(14)
$$\mathscr{C} = \sum_{i=1}^{NO} \delta_{i2}^{i-1}$$

Where NO is the number of outputs $\delta_i = 0$ if the term is not included in the ith output $\delta_i = 1$ if the term is included in the ith output

As with the literals, the result is expressed in octal. For Problem 3, which has two outputs, terms included in the first output only are coded one, terms included in the second only are coded two, and terms included in both



والعاود بالانتار المتحاصين والع

• • • •

- -

~

Figure 15



61

.

•




Figure 16

Prime Implicant Development Problem 3

	1 M E . T	MDI	ICANT LIST	
-			ICANT LIST	
· • • • • •	10 A. A.M.			ang dan semantah
				and a second
LEVEL *	1 0	1		
* *	1 2 4	2 1 3		
* *	3 5	23		
*	7 15	2 1		
LEVEL	2 0 0	1 1	2 3	
	4	3	1	
:	5	1	4	
LEVEL	3 1	2	3 2	•
				-

Figure 17

,

Prime Implicant Listing Problem 3

are coded three. A brief summary of the computer printout is now given. The codings used for input and output acknowledgement are outlined in Tables 1 through 4. The literal and output codes for the prime implicant development and prime implicant listing are outlined in Figure 3. The tag is simply the literals that have been removed from the terms by repeated application of Equation 1. The prime implicants for the multiple output case are developed as for the single output except, when all the outputs are not included in the various terms of a reduction, only those outputs common to all terms are listed for the reduced term.

The essential prime implicants for Problem 3 are listed in Figure 18 and the final solution in Figure 19. In each of these listings there is one column for each output. The columns for the outputs are listed from right to left and coded as outlined in Table 8. For the final solution, the first output network includes one prime implicant which is not of the class of essential prime implicants for the first output network. This is the prime implicant 1213 ($\overline{X}_4X_3\overline{X}_2$). The literal cost is given as zero since the AND gating for the generation of this term is also used in the second output network. The prime implicant was weighted one because it contained one min-

ESSENTIAL PRIME IMPLICANTS

• • •

. .

LITERALS	OUTPUTS
1332	31 •
1131	13
1213	32
3212	13
1 · · · · ·	

- - ---

Figure 18

Essential Prime Implicants Problem 3

.

.

	, PROBLEM	SOLUT	ION		
<u>ا</u>	JTPUT NO. 1	•. 			
CA.	PRIME IMPLICANT 1213		T. OUTP 5	UT 22	÷
E:	SSENTIAL PRIME IMPLIC 1131 3212	ANTS		13 •13	
		an a			
	PROBLEM	SOLUT	ION		
	JTPUT NO. 2	n sundarfaurze si ya - Badeharo-		al constant a second de la constant	229, 129 - 224 1 2 2 3
	PRIME IMPLICANT	LIT W	τ ουτρ	UT	
E S	SENTIAL PRIME IMPLIC 1332 1213	ANTS		31 32	
NC)• OF 'AND' GATE INPU)• OF 'OR' GATE INPUT)TAL≠16	IS REQU	UIRED IRED	= =	11 5
	NTAL NO. OF SOLUTIONS	= 3			-

م من د د مصر به در

.

Figure 19

.....

Problem 3 Solution

term for one output that was not included in the essential prime implicants, plus an additional four because there was only one other prime implicant that also included this minterm. The output code 22 denotes the prime implicant could be used in either of the two output networks. The essential prime implicants for the first output networks are 1131 $(\overline{X}_4 \overline{X}_3 \overline{X}_1)$ and 3212 $(X_3 \overline{X}_2 X_1)$, both of which are applicable only to the first output network. For the second output network there are just two essential prime implicants, 1332 (\overline{X}_4X_1) and 1213 ($\overline{X}_4X_3\overline{X}_2$), of which the former is applicable only to the second output network and the latter is included in both. As noted earlier, this was the term which was included at no additional cost for the literals (AND inputs) in the first output network. The equation form of the solution is as follows:

(15)
$$A_1 = \overline{X}_4 X_3 \overline{X}_2 + \overline{X}_4 \overline{X}_3 \overline{X}_1 + X_3 \overline{X}_2 X_1$$

(16)
$$A_2 = \overline{X}_4 X_1 + \overline{X}_4 X_3 \overline{X}_2$$

The number of gate inputs is sixteen as compared to twenty three for mechanization of the equations as stated in the input form (Equations 12 and 13). This solution was the first of three possible solutions as noted in Figure 19. It is also known to be the best possible solution for the same reasons given in Section 2.4.2 for Problem 2.

2.4.4 Problem 4

Problem 4 is part of a test of the operation of the program. It is the same as Problem 3 except the third input is entered separately for each of the output networks. This problem checks the program's ability to combine like entries, encoding them with the various output networks they may be associated with whether or not they were separately specified in the problem input. The problem specification, prime implicant listing, and problem solution are given in Figures 20, 21, and 22 respectively. The prime implicant development and essential prime implicant list were not requested and were therefore omitted from the computer output. As they should be, the prime implicant listing and problem solution are identical with those of Problem 3.

2.4.5 Problem 5

Problem 5 tests the feature which allows minterms to be entered any number of times, as long as the specifications are consistent. The input specification is like Problem 3, except the last term is redundant since it is included as part of the third term. The input specification is shown in Figure 23, the prime implicant development and essential prime implicants in Figure 24, and the




Figure 20



•

PRIME IMPLICANT LISTING




Figure 21

Prime Implicant Listing Problem 4

a secondaria • ----PROBLEM SOLUTION ا الموقف المراجع ه د به نسب and the state of the د مراجع ایر دارد. در ایر به مسیرتر در ایر از OUTPUT NO. 1 PRIME IMPLICANT 1213 LIT WT OUTPUT 22 . . ESSENTIAL PRIME IMPLICANTS 1131 3212 ; 13 13 en en seu presentaria productiva. La successa en en seu catalana presentaria. raanaa ina ka ka rise - rigina ageri ya w PROBLEM SOLUTION · · · -ية المحمد المحمد الأرزاد والمعرومين المنظر والدارو الروايين والمروا محمود المتكلية «محمد المرزمة» معروم مواهي بيعاهورهما الإلايات ووواد معوودتهما الالالا OUTPUT NO. 2 PRIME IMPLICANT LIT WT OUTPUT ESSENTIAL PRIME IMPLICANTS 1332 1213 31 32 NO. OF 'AND' GATE INPUTS REQUIRED = NO. OF 'OR' GATE INPUTS REQUIRED = TOTAL= 16 11 5 TOTAL NO. OF SOLUTIONS= THIS WAS THE 1 TH - 3

.

Figure 22

Problem 4 Solution




Figure 23

Problem 5 Specification

PRIME I	MPL	ICA	AN T	DEVEL	0 P ME	NT
LEVEL *	1	0	1			
* * *		1 2 4	2 1 3			
* *		3 5	2 3			
*		7 15	2 1			
LEVEL	2	0 0	1 1	2 3		
* *		1 1 4	2 2 3	2 3 1		
*		355	2 2 1	3 2 4		
LEVEI	3	1	2	3	2	•
						 -
ESSENTIAL			IMP Als	PLICA		ITPUTS
	1-11	1 1 1	332 131 213 212		ι.	13 32 13 13
·· ·						•• •

المالية والاستعادية والمستعدية والمستعدية والمستعدية والتاريخ

,

.

Figure 24

Prime Implicant Development and Essential Prime Implicants Problem 5

PROBLEM SOLUTION

			-		
OUTPUT NO. PRIME IM	PLICANT				;
	1213	05	22		
ESSENTIAL P	PRIMF IMPL1 1131 3212	CANTS	13 13		
Ουτρυτ ΝΟ.	· · · · ·	M SOLUTIO			
	MPLICANT	ITT WT			
ESSENTIAL			31 32		
NO. OF 'ANI NO. OF 'OR TOTAL=	GATE INP	UTS REQUI	JIRFD = RED =	11 5	,
TOTAL NO. THIS WAS T	HE 1 TH	NS= 3			

Figure 25

,

... --

Problem 5 Solution

problem solution in Figure 25. The prime implicant listing was not requested and was therefore omitted from the computer output. The development and solution are identical to Problem 3, as they should be.

2.4.6. Problem 6

Problem 6 is the same as problem 5 except that the last term, which was redundant in Problem 5 has been specified as an optional term. This creates a conflicting specification for the part of term three that includes the last term. The entry and results of Problem 6 are shown in Figure 26. The duplicate minterm entry for which there is a conflicting specification is entered on the last line. The two least significant digits give the octal value of the output network (i.e. 02 denotes the second output network and 03 both the first and second output networks). The next six digits are the octal value of the literals. The value 5 denotes $\overline{X}_4 X_3 \overline{X}_2 X_1$. The most significant places are the number of true literals in base ten numbers (i.e. 2 denotes two true literals, X_3 and X_1). The sign denotes whether the minterm is required or optional; a negative sign denotes an optional minterm. The last term, -1212020 $(X_1 \overline{X}_2 X_3 \overline{X}_4 \text{ output 2})$, specified as an optional term, yielded the first term listed of the

	AUTOMA AND-OR MINIMIZATI	TED LOGIC	DESIGN PROGRAM	PER INPUT
:	NO. OUTPUTS= NO. SOLUTIONS TO			
	NO. OF PRIME IMPL 2 3 4 30 15 12	ICANTS TAK 5 6 10 10	EN IN COMBINATIO 7 8 9 10 10 10	NS OF 10 10
	VARIABLE 2322010 1211010 3212012 1322020			
/	1112020 -1212020 DUPLICATE MINTERM	ENTRY	-20000502	200000503

the second s

میسند استامانی این استان

.

.

Figure 26

and the second second

Problem 6 Entry and Result duplicate minterms. The third term, 3212012 ($\overline{X}_2 X_3 \overline{X}_4$ outputs 1 and 2), yielded the second minterm listed ($\overline{X}_4 X_3 \overline{X}_2 X_1$ outputs 1 and 2). The term $\overline{X}_2 X_3 \overline{X}_4$ from Equation 1 is seen to be composed of the two minterms, $\overline{X}_1 \overline{X}_2 X_3 \overline{X}_4$ and $\underline{X}_1 \overline{X}_2 X_3 \overline{X}_4$. The optional specification of the last entry for the minterm $\underline{X}_1 \overline{X}_2 X_3 \overline{X}_4$ on output 2 is in conflict with the specification of the third term which states both minterms $\overline{X}_1 \overline{X}_2 X_3 \overline{X}_4$ and $\underline{X}_1 \overline{X}_2 X_3 \overline{X}_4$ are required terms for both outputs. As a specification that a term is both optional and required is inconsistent, the duplicate minterm entry is noted to the user and the problem run is terminated.

2.4.7 Problem 7

Problem 7 consists of a test on the maximum number of allowable all combination literals (literals entered with a code 3). Each term with k such entries is composed of 2^{k} minterms. For example, if four literals are used the entry of 1332 (X_1X_4) is in fact representative of the four minterms $X_1X_2X_3X_4$, $X_1X_2X_3X_4$, $X_1X_2X_3X_4$, and $X_1X_2X_3X_4$. If more than a thousand minterms are used there is a good possibility of storage space in the computer being exceeded. Ten all combination literals would result in 2^{10} or 1024 minterms and are therefore excluded with a note printed to the user that more than nine all combination literals have been used. Figure 27 provides an

AUTOMATED LOGIC DESIGN PROGRAM AND-OR MINIMIZATION BASED ON A UNIFORM COST PER INPUT INPUT DATA NO. LITERALS= 11 NO. OUTPUTS= 1 NO. SOLUTIONS TO BE CONSIDERED= 25 NO. OF PRIME IMPLICANTS TAKEN IN COMBINATIONS OF 2 3 4 5 6 7 8 9 10 30 15 12 10 10 10 10 10 10 VARIABLE 33311111100 3333333333200 MORE THAN 9 ALL COMBINATION LITERALS USED

Figure 27

Problem 7 Entry and Result

example of this type of output.

2.4.8 Problem 8

Problem 8 provides an example of an entry with more than a thousand minterms. If more than a thousand minterms are entered, the computer program notifies the user. Figure 28 provides an example of the computer printout for Problem 8. This problem size restriction is a practical limit based on the memory limits of the computer used. By use of larger amounts of computer memory there is no theoretical limit to the size of job which can be run. While there is no theoretical limit, there is a practical limit in the amount of computer time used. This is more of a limiting factor than the memory size. The amount of time used for all the problems shown in this report combined was only one minute and fifty eight seconds, including link editing and printout. Compilation and printing of the computer listing as shown in the appendix took nine minutes and twenty eight seconds. This, of course, could be reduced considerably by use of an object deck of the final program. With larger problems, containing more prime implicants, the time for a solution increases very rapidly since the number of combinations to be analyzed tends to grow in a factorial type expansion to the limits specified by the number of nonessential prime implicants

AUTOMATED LOGIC DESIGN PROGRAM AND-OR MINIMIZATION BASED ON A UNIFORM COST PER INPUT INPUT DATA NO. LITERALS= 11 NO. OUTPUTS= 1 NO. SOLUTIONS TO PE CONSIDERED= 25 NO. OF PRIME IMPLICANTS TAKEN IN COMBINATIONS OF 2 3 4 5 6 7 8 9 10 30 15 12 10 10 10 10 10 10 VARIABLE 333333331100 333333331200 MORE THAN 1000 MINTERMS USED

,

• ---- -

·····

× .

....

الدراجي مسافحه الود

للما المنتشر بالأربية والمحال

.

.

Figure 28

Problem 8 Entry and Result and the combinations in which they are considered.

For analysis of each output network of each solution, the same basic approach used in the process of finding the solution is repeated, except only strings of the prime implicants known to be in the overall solution are included. This process is used to provide the minimum cost circuit, which includes the sharing of hardware, not only for what may already exist, but rather developing the circuitry so the cost is minimum, considering all outputs.

As was noted earlier, if the problem is of a size where all combinations are not tested the solution printed is the best of those tested. In the case of multiple outputs, at each comparison during the prime implicant development terms reduced for some outputs, but not all, are left for further consideration (not flagged). It is therefore possible to have included in the final solution a term that would be included in another term (not really a prime implicant). Such terms should be removed by visual scanning of the solution by the user. Where equivalent terms are in the range of the combinations used for the problem the computer will automatically select the best solution avoiding this problem.

Considering the number of prime implicants taken in combination, it would be at least as many as defined in

conjunction with table 4 if a lower X is not given an optional value less than a higher X. Basically, at each X level the number of prime implicants considered is that specified (ie. at the third X level, X=3, using the default option of 15, each of the first 15 prime implicants would be considered in turn with all unique combinations of two other terms, where the other two may include prime implicants above the $15^{\underline{th}}$ based on the lower X level specifications).

As an example of a longer problem, a problem with seven literals and 34 prime implicants, including five essential prime implicants, was run with a reduced search. The program was stopped by the operator with an elapsed time of one hour, six and a half minutes. By use of printout at selected steps, it was found that the computer had proceeded correctly to the first solution and was in the process of analyzing this solution. While the long time could possibly be attributed to an undetected programing "bug", a consideration of the amount of computation indicates a time limitation.

A significant improvement in the running time for larger problems would be achieved if the prime implicants and the minterms were stored in an expanded form for the last section of the program, subroutine OPTMPI. Also, if

a separate list of the minterms not included by the current group of test solution prime implicants was maintained, the running time would be reduced. With this method, as each combination is analyzed, only the one new prime implicant normally used to replace one of the previous ones need be tested to see if it includes the still missing minterms.

The present method looks at each new set of prime implicants separately to see if they include the required minterms. The minterms and prime implicants are stored in a compact format which requires expansion for convenient operation. Due to the above considerations, more than an order of magnitude time savings would be anticipated for the shorter approach on large problems. While the theoretical maximum size problem that could be run with a given size memory would be reduced, due to the extra storage required, the upper practical limit would be increased. For very short problems or problems requesting only prime implicant listings there would be no significant difference from the present program. In the next chapter a further development of the overall design problem is treated on a broad basis and a sample machine design problem is presented.

CHAPTER 3. FURTHER DEVELOPMENT OF THE AUTOMATIC DESIGN PROBLEM

In the course of the thesis work an integrated approach to the development of automatic design techniques in the field of switching networks was developed to a limited extent. This is a program in which computer aided design would be carried to higher level functions and total devices. The approach proposed is a hierarchy of supervisor routines which would call basic optimization programs similar to the AND-OR minimization program of this thesis. The modules of this program are envisioned as containing models including all the significant real life problems of design so as to require a minimum of user interpretation of the results.

Designs which include all of the applicable real life problems, such as variations of temperature, power supply voltage, circuit loading, stray capacitance, deterministic noise (predictable undesired short term pulses), statistical noise, etc., are by their nature many times more difficult - if not impossible - to solve by a single algorithm. The practical approach to this problem is to consider the many developed approaches to the design, evaluate the classes which are most likely to lead to a solution, and search these, selecting the best. These are

the steps in a good manual design. With an automated design these same steps can be performed much faster without the problems of clerical error. The resulting computer aided design would therefore be developed at a lower cost and be basically error free. Due to the higher speed of automated design more possible approaches may be considered, providing for still greater economies. It would in this way be practical to develop more specialized and improved techniques for various classes of problems due to the wide usage such a program would have. When the person developing the program is not very certain of the best approaches, the program itself may be equipped with memory of past experience in finding optimum solutions along various routes. This information is used to self-modify the program to guide in its future approaches to solutions of similar problems. However, if this approach is used in lieu of a direct approach where one exists, a less than optimum search will generally result. This was pointed out by M. Minsky⁽²⁰⁾ who discussed the shortcomings of the "Logic Theory" program of Newell, Shaw and Simon^(21, 22) in the light of the criticism by Wang⁽²³⁾.

It was pointed out by M. A. Breuer⁽²⁴⁾ and E. J. Mc-Cluskey⁽²⁵⁾ that this topic, effective automatic generation of logic, is one of the major classes of automated

computer design which remains unsolved. Due to the enormous scope of this project it is part of this thesis to set up a program of a continuing nature which can be further developed in future investigations. In the next section, the program structure is discussed and in the section following a sample design problem is presented.


3.1 Program Structure

The program is planned around a hierarchy of specifications which are to be implimented by a set of library programs. These programs are in turn designed to search for an optimized solution in their specific areas, after which control is returned to the higher level routines. The higher level routines are given the capability to call on the design level routines iteratively or in combination changing the specification, in order to get an optimized solution in cases where trade off is necessary and solution of the equations involved simultaneously is not practical. The "Machine Type Specification" is the highest level and is used to call the basic routines involved in the problem solution. This specification states the type of unit that is to be designed. Secondary specifications are used for such items as the input interface, output interface, items which directly affect

the logic design but are not part of it (lumped cost items), the general specification of what the machine is to do with the input, etc. A description of these specifications follows, with their program implementation implied in Figures 29 and 30 and in Section 3.1.9.

3.1.1 Machine Type Specification

The type of machine to be designed is specified. This specification states whether it is primarily a computer main frame, medium size computer in total, desk top computer, card reader or punch, magnetic tape transport, disk memory, core memory, drum storage unit, paper tape reader or punch, data buffer, data transmission or terminal device, cash register, etc. The basic approach to design and the decisions to be considered would, of course, vary widely within the above types of machines. To handle this problem a supervisory routine is called by the entry of the code that describes the machine. The supervisory routine in turn calls other routines which are common to the various types of devices. This provision saves computer memory and allows a modular approach to building and addition to the overall program.



Automated Logic Design Program




Figure 30

Combinational Logic Circuit Design

3.1.2 Input Interface Specification

This includes, unless optional, the coding specifications; voltage levels; drive capability; timing; rise and fall times; required "don't care" timing zones and predicted input error rate. The required items to be provided as input specifications will be determined by the supervisory routine. It is to be noted that this is an automatic logic design program and would, for example, consider twelve parallel lines from the read head on a card reader as an input. It does not consider the detailed mechanical design of the card transport even though it is part of the system. As this program contains extensive cost effectiveness provisions, other electronic devices such as magnetic tape read amplifiers are handled in a manner similar to the logic units. Mechanical and other units are handled as lumped cost units (i.e. several alternate electro-mechanical card read heads could be automatically considered as to their overall effectiveness on system performance and cost, including optimizing the logic design for each. However, their individual designs would not be developed by the computer program).

3.1.3 Output Interface Specification

This includes, unless optional, the coding specifications of the output device; voltage levels, drive requirements, timing, rise and fall times, allowable "don't care" timing zones, and numbers of lines. Required error rates are covered as part of the General Specifications of item five.

3.1.4 Lumped Cost Items

There are items which have a very direct affect on the logic design but are not logic elements. Examples of this are magnetic read and write heads and power supplies. For example, by using different types of logic the amount of power used and the cost of the power supply is greatly affected. Alternately, under different power drains and power supply tolerances the maximum reliable speed of the same logic elements will vary considerably. The specifications of the lumped cost items to be considered are called from a library by entering their identification number. These specifications, along with the General Specification, are used to determine an optimized unit selection and to optimize the mode of use.

3.1.5 General Specification


The General Specification basically states what the machine being designed is to do with the input before putting its results on the output lines. This is accomplished by providing the General Specification program a list of inputs of alpha-numeric symbols, special characters and commands for the machine being designed. It is to be noted that commands are specified to the program by their library number. When there are specific input-output specifications (items 3.1.2 and 3.1.3) associated with a command line, reference to these specifications is included here. As an example of a command specification, consider the case of specifying the command of multiplication. Assume the General Specification code for the class of multiplications to be considered in our example has a library number X01. Also assume that it is desired to provide as a built in function the multiplication of the contents of register 02 by the contents of register 01 with the results placed in 02. Assume registers 01 and 02 are registers previously requested to be implemented as output registers. Giving the command "X01, 02, 01, 02, YYY" is all that is necessary to provide for the design of this function. YYY is a command identification number. The library program X01 will automatically

provide all additional information to upgrade the logic control of register 01 and 02 from output registers to arithmetic registers or provide a more desirable alternate. The type of arithmetic, error checking, error correction, precision, associated index registers and control logic are also automatically provided by the library program. The overall accuracy of computation is also entered as part of the General Specification. This may be overridden for any specific command where it would be desired.

3.1.6 Detailed Specification

Two items are specified as detailed specifications. Those are speed and reliability. Generally, there is a minimum speed requirement. This in turn determines the types of logic most appropriate and whether parallel or serial operations as well as, to a certain extent, whether synchronous or asynchronous operations are optimum. Very frequently, improved capability (speed) above the minimum specified is worth something but the percent increase in value per percent increase in speed will vary depending on application. In our example problem of Section 3.2, in the COMPUTE mode 0.2 seconds is just about as fast as a person can operate the keys. Therefore, if a person hits a divide key and it took 0.2 seconds before the answer was

on the screen this would be satisfactory and going faster would be of no value. In the RUN mode, however, a whole series of arithmetic operations is most probably going to be performed before a display pause or DATA entry command is reached; therefore, an increase in speed would be of value. This increase in value is specified by stating the percent of increase in value that would result for a specific increase in speed. Provision is made for twenty specification points with either linear or logrithmetic interpolation between specification points. As an example it could be specified that a twenty five percent increase in speed is worth ten percent, fifty percent in speed, fifteen percent, and two hundred percent in speed, twenty percent in value with linear interpolation between points. The design program in this case would continue to increase the speed until the increase in cost equaled the above cost effectiveness specification curve. See Figure 31 for an example specification.



Slowest Operation Speed Operations per Minute

Figure 31

Cost vs Speed Decision Data

In the above example, the design would be implemented for approximately 85 operations per minute based on the speed of the slowest operation. As different operations may increase the value of the machine differently for the same increase in speed, and as it is not always the slowest that should be the determining factor, provision is to be made to weight the different operations. All operations are grouped by the YYY command identification number provided by the user in the General Specification. Each YYY number may be given a different cost vs. speed specification and thereby each group of operations may be effectively weighted as determined by a market analysis. The reliability may be specified as an overall mean time

between failure and/or as a probability or error on a single operation. Increased value from improving the reliability over the minimum specified is handled as a percentage in the same way as for the value of increased speed. The probability of error specification for a single operation may also be defined by the YYY coding.

3.1.7 Particular Specification

Here, items particular to a specific machine, such as options, are considered. To consider a built-in squareroot operation to add value to one machine may be of so little value it would not be worth considering. However, in the case of our example computer of Section 3.2 the manufacturer may like to know how much this feature would add to the cost either as a model modification or as a plug-in unit. In the case of the plug-in unit he probably would like to know how much cost is added to units where the plug-in is not supplied. The particular specification is also used to provide marketing data on price vs. expected sales volume and manufacturing costs vs. volume. This volume data is specified similar to the way added value of the speed-cost data is specified. All cost data would be considered as a unit and a design implemented for

the combination that produces the greatest value over cost (profit) for the total production. Additionally, this specification is used to provide cost data on items of fixed cost or those of only minor importance in the logic design, such as painting costs, packaging costs, etc. If any cost is significantly affected by the logic design it is provided in the lumped cost library and an appropriate optimization of logic to minimize the total cost is effected.

3.1.8 Output Specification

The program will provide the following information as requested:

- * Statement as to the feasibility of meeting the specifications using components currently in the library
- * Cost per Unit
- * Projected Volume
- * Total Cost
- * Sales Value
- * Projected Profit
- * Materials List (parts used and item costs)
- * Manufacturing Costs
- * Reliability Data (overall and for all operations specified separately)
- * Speed (for all classes of operations)

- * Logic List (logic expressions defining the design)
- * Connection/Wiring List
- * Simulated Machine Program This program will allow testing the machine on another computer before manufacture to get a feel for its actual use.
- * Any or all of the above may be provided for any of the options considered.

3.1.9 Program Outline

A completely modularized program approach is used because of its ease in expansion and development in future investigations. While a completely modularized program offers flexibility in development and ease of expansion. it also necessitates the user knowing the routines available and how to call them in detail if this function were not handled by a supervisory routine. The supervisory routine is determined by the user's machine type specification. This is done by entering a code which corresponds to a machine type. This code is also the library number of the supervisor that will process the program. The supervisor will call the appropriate input routines, component selection routines, logic development and minimization routines and the output routines. In cases where a routine is very simple, it will be incorporated directly

into the supervisor. The overall program flow chart is shown in Figure 29. It may also be noted that the more complex supervisors will call upon other supervisory routines. A secondary calling arrangement is within the specific sub-program that does the calling. In such cases control is returned to the routine that did the calling rather than the main program.

In addition to specifying the machine type, the user may wish to further specify the type of problem. Consider the case of a combinational logic design problem. The problem could be one of simplifying an expression in terms of the least number of input lines for AND/OR logic, or it could be to find a minimum cost set of logic from a selected library of logic elements compatible with the equipment this item of logic is to be part of. Or, the problem may be to find the minimum cost logic design to meet a certain specified speed requirement. To allow this further definition of the problem the first data card contains a number of entries. The first column is the continuation instruction. A blank denotes this is the last problem. A "1" denotes another problem will follow. The next four columns are the library number of the machine specification. The types of machines to be implemented are assigned a library number at the time it is decided

to incorporate a class of machine in the program. This arrangement allows unlimited expansion of the system without modifying the previous structure. The machine types to be assigned code numbers at this time are given below.

Table 9

Machine Types

Code	Type of Machine
1	Combinational Logic Circuit Design
2	Sequential Logic Circuit Design
3	Desk Top Type Computers
4	Data Buffers
5	Paper Tape Readers and Punches
6	Card Readers and Punches
7	Core Memories
8	Magnetic Tape Units
9	Disk Memories
10	Data Terminals
11	Medium Size Computers

Succeeding five column numbers denote sub-classification of the problem specification library. So that the user does not have to know or make a specification for options in which he is not interested, a standardizations of options is adopted. In this standardization a blank number denotes the program is to perform the design in the simplest way possible for this level and any remaining sub-levels of the specification. A "1" will always denote the most general solution (lowest cost solution) out of all possible solutions the program is set up to consider.

In the design of combinational logic a "O" or blank secondary code denotes a logic minimization for two level AND/OR logic with either gate type having its cost directly proportional to its number of inputs. Code "1" denotes the entire combinational library would be searched for a minimum cost mechanization meeting the circuit specification. Code "2" denotes NAND/NOR type logic having its cost directly proportional to its number of inputs. It is intended that codes "0" and "2" are for student use or what might be classified as a theoretical circuit specification. Code "3" and up are the production codes and specify libraries with information on propagation delay, rise and fall times, speed, reliability, drive capability and input loading. Variations of these parameters as a function of circuit loading, operating temperature, stray capacitance and power supply specification are included. Also costs of assembly, interconnection and test are included. Required don't care or "dead" times will automatically be calculated and integrated into meeting the overall specification. Codes "3" and up are based on various groupings of compatible manufacturer's logic lines which would include various combinations of number of inputs and number of gates for NAND/NOR, AND/OR, EXCLUSIVE OR, INVERTERS, etc. Flip-flops, shift registers and other

devices with memory will be considered under the sequential circuit supervisory routines.

The program mechanization for the combinational logic design approach is shown in Figure 30. It is to be noted that if another program calls the combinational subprogram the calling program will automatically supply all the necessary specifications without any additional requirement on the part of the user. Even when the logic code is not code "1" a calling program may in sequence request a number of combinational logic design sub-program codes and then select the design which gives the best results. A sample problem was developed to test the program after it had been expanded and to indicate the type of problems to be considered. A description of this sample problem is presented in the following section.

3.2 Development of Sample Computer Design Problem

A sample computer specification was developed which would enable testing of the overall program after its major core sections have been written and are operative. This specification also illustrates the capabilities intended for the overall program. For our example, the case of a manufacturer who would like to have designed a general purpose desk top calculator-computer is considered.

The computer is to be able to add, subtract, multiply and divide as direct key entry operations. It is also to include program capability so that any other mathematical function such as the trigometric, inverse trigometric, or hyperbolic functions could be used as programable functions. Also, this machine is to provide the user with general purpose programing capability so that userdesigned programs may be entered for repetitive calculations. Nine digits with adjustable decimal point are to be provided in the readout. The output is to be three registers displayed on a cathode ray tube. It has been decided this is to be a low cost machine limited to sixty four words of core memory for the main memory. The word size is to be nine decimal digits plus sign in a format to be defined by the program. The entry keys are described below:

Table 10

Keys	Function		
0 through 9	Numeric Entry		
+	Addition		
-	Subtraction and Negative Number Entry		
x	Multiplication		
/	Division		

Example Computer Entry Keys

In addition to the above mathematical entry keys the following programing functions are to be provided as direct single key entry.

Table 11

Programming Functions

Keys	Function
Move TO	Copies from one location of memory to another
Test	Similar to Fortran IF Statement
Repeats TO	Similar to Fortran DO Statement
GO TO	Similar to Fortran GO TO Statement
Data	Call for data entry
Clear	To clear registers or correct errors

Table 12

Control Functions

Switches:	
On-Off	Power On-Off
Program-Run- Compute	Mode selector
0-9 Thumb- wheel switch	Locates decimal point from far right to far left

The output consists of three registers on a cathode ray tube, each displaying nine digits plus sign and decimal point. Also, an error light is provided; when the error light is lit the keyboard locks except for the clear key.

In the compute mode the machine is to perform as a desk calculator. In this mode, the keys have the following functions. The three memory registers which are displayed are denoted 1, 2, and 3. The overall specification is as denoted in Table 13 as follows:

Key	Compute Kode Detailed Specification
Numeric Keys	Enters number at right-most position in register 1 with an automatic shift with each entry. Displays error if more that nine numbers are entered, previous contents of register remain unchanged.
+	Adds the number in 1 to the number in 2, puts result in 2 and clears 1. Displays error on either positive or negative overflow, not changing 1 or 2.
-	Subtracts the number in 1 from the number in 2, puts the re- sults in 2 and clears 1. Dis- plays error on overflow, not changing 1 or 2.

Compute Mode Specification

f	
X	Multiplies the number in 1 by the number in 2, puts the result in 2 and clears 1. Displays error on overflow, not changing 1 or 2.
/	Divides number in 2 by the number in 1, puts result in 2 and clears 1. Displays error on overflow or divide by zero, not changing 1 or 2.
X Move to Y	X and Y are register numbers. The contents of X are copied into Y. X is left unchanged. X, a two digit number, is entered first, then the Move To key is depressed at which time the words MOVE TO will be displayed in 1 to the right of the number X. Y is a two digit number that is entered last. Upon display of Y the memory transfer is complete. Register 1 will automatically be cleared with the next entry. If H or Y are not numbers corresponding to memory locations, an error will be displayed and no trans- fer takes place.
Clear X	Turns off the error light and frees the keyboard if needed. X is a three digit number. If X is 000 all registers (all of memory) are cleared. If a number corresponding to a mem- ory location is entered that register or memory location is cleared. If X does not corre- spond to a memory position or 000 (i.e. 999) no registers are changed.

Test, Repeat To, Go To and Data have no effect (co

nothing) in the compute mode.

In the program mode, programs may be written into the computer memory for later processing. In this mode the keys will have the following functions:

Table 14

Program Mode Arithmetic Operations

Key	Program Mode Detailed Specification		
Numeric Keys	Enters number of memory location		
X + Y X - Y X x Y X / Y	X and Y are memory locations. The indicated operation will be performed in the run mode. At that time the contents of X will be put in 2, the con- tents of Y in 1, the speci- fied operation performed and the results put in 2. Register 1 will be cleared.		

In the program mode all instructions are written in register 1 and shifted up as new instructions are entered. In this way the last two plus the current instruction will appear on the screen. The instructions are described in Table 15.

Table 15

Programing Functions Detailed

Key	Program Mode Detailed Specification
X Y Test Z	Transfers program operation to the <u>yth</u> step entered if the contents of Z are negative and to the <u>yth</u> step if positive. Zero is considered positive.
X Repeats to Y	Repeats the next series of steps through the <u>Yth</u> step X times.
Go to X	Unconditional transfer to the
Data X	Denotes in the run mode the computer will pause for X items of data to be entered. X may be any two digit number other than 00. 00 is a display pause. In the run mode, depressing the data key denotes an item of data is entered. Data entered will be ignored if X is 00.
Clear X	If there is a program entry error the error light will light and the keyboard, other than the clear key, will lock. Clear turns off the error light and frees the keyboard if needed. If X is 000 all of memory is cleared. If X is any number corresponding to a program step number, that step is cleared. If X is anything else no registers are changed. The next entry will automatically clear register 1 (the display "CLEAR XXX").
X Nove To Y	Same as in compute mode

In the run mode only the numeric keys, data key, and clear key will be used. These will be used to enter data as requested by the program and to make corrections of data in register 1. If a program error is uncovered, it is to be corrected by switching the toggle back to the program mode. The final specification for our test machine is that results should appear instantaneous to the user. By that is meant all single operations should be completed in less than 0.2 seconds.

CHAPTER 4. CONCLUSIONS

A two level AND-OR logic simplification program was developed that has certain advantages over other approaches which appear in the literature. This program should prove desirable for student use in solving logic simplification problems which are more extensive than those normally solved by the Quine-McCluskey method unaided by such a computer program.

A method has been illustrated for the structuring of an automatic design program for switching networks. This is still in its infancy, representing one of the major areas of the industry yet to be developed to anything approaching its full potential. This area holds one of the best futures for automation of design since much of the design task is centered around deductive type logic decisions and is highly repetitive. Both of these attributes are the leading prerequisites to an efficient solution by a digital computer. The only drawback is the large amount of actual development work required.

APPENDIX I

PROGRAM FLOW CHARTS

To enable use of less space in the computer memory the program was organized in phases which are overlaid during program operation. Phase one is the main program which has the function of calling the working routines. It is always in memory. Each of the other phases is overwritten as the next phase is called in. The program structure is shown in Figure 32. Subroutines called by another routine are shown under the calling routine. All the special subroutines in a program phase are shown under the phase title block. The main program flow chart is shown in Figure 33. Subprogram flow charts are shown in Figures 34 through 41. CONV1, CONV11, CONV12 and CONV13 are alike except for their use in different phases of the program. Also, CONV2 and CONV23 are alike. Flow charts for CONV1 and CONV2 are shown as Figures 40 and 41 respectively.




Figure 32

Program Overlay Structure




Figure 33

Main Program Flow Chart






Figure 34


DATAEN Flow Chart







SORT Flow Chart



PRIMEI Flow Chart





Figure 37

ESSPI Flow Chart



FOFMPI Flow Chart








Figure 39


OPTMPI Flow Chart











APPENDIX II

.

PROGRAM LISTING

The computer program was written to run in FORTRAN IV under an IBM 360 DOS system with a minimum of 50K words of core memory. As the program is in a widely used language it would be adaptable to most systems of equivalent or larger size with a minimum of change. A source listing of the program statements follows.

360N-FO-479 3-3 MAINPGM DATE 12/13/70 AUTOMATED LOGIC DESIGN PROGRAM COMMON IP.IT.IS.IU.L.M.IPROB.IW COMMON IP.IT.IS.IU.L.M.IPROB.IW COMMON IB.2000).N(10).NB.LP(18).LXBI.LXB(100) COMMON NL.NO.LPID.LPI.LEPI.KOMP.LP0INT.LBLOCK.LLEVEL.IHL COMMON IPS(150).LM.LY(18).KPS COMMON IPS(160).LM.LY(18).KPS COMMON IPS	RFAD (L.2) IP.IT.IS101J=IS+1102Gn TD (101.992103Gn TD (102.992104FAIL 1 INK (2)103FAIL 1 INK (2)103FAIL 1 INK (2)103FAIL 1 INK (2)104FAIL 1 INK (3)105GALL 1 INK (4)105CALL 1 INK (5)105CALL 1 INK (5)105FF(IPROB) 105- 105-990105FF(IPROB) 105- 105-990105FF(IPROB) 105- 105-990105FF(IPROB) 105- 105-990105FF(IPROB) 105- 105-990105FIN107FIN <t< th=""></t<>
DDS FORTRAN 0001 00005 00005 00005 00009 00010 00013 00013 00015 00015 00015	00000000000000000000000000000000000000

•

•

•

KT=2000 MT=2000 K=1 K=1 IO Kt=(K-1)/3 IF(KV(K)-2)111.117.113 IF(KV(K)-2)111.117.113 IF(ND1 12 J=MT-2000 I2 LB(J)=LB(J)+2**(K-1-3*KL)*10**KL+1000000 I3 IF(ND1 K-9) I15.114.114 I4 WXTTF(M.6) I17 LF(M.6) I15 J1=2**NBLK NBLK=NBLK+1 J2=2001-J1*2 J3=MT-1 NBLK=NBLK+1 J2=2001-J1*2 J3=MT-1 MT=J2 D1 116 J=J2.J3 J4=J+J1 LB(J4)+2**(K-1-3*KL)*10**KL+1000000 I7 K=K+1 LB(J4)+2**(K-1-3*KL)*10**KL+1000000 IF(K-NL)110.110.118 JB=NB+2**NBLK IF(JB-1000)120.120.119 WRITF(M.7) IPROB=1 RFTUKN IF(NO-1)121.121.122 J1=1 GO TO 130 σ DN 129 J=1.ND K=K+1 J2=KV(K)

130.1221 .124.125.126.127.1281.J2 8 J1=J1+40 9 CONTINUF 0 D0 131 J=MT.2000 NB=NR+1 1 B(NB)=(LB(J)*100+J1)*KSIGN 5 F(ID)136.136.101 5 CALL SORT MARK HLOCKS KFM=IABS(LB(1))/100000000 KS=2000 J=1 00000 . 2 130,13(123,13) J=J+1 IF(J-NB)173 KF=1ABS(LB(LB(KF-KFM)1 LB(KS)=J-1 KFS=KS)=J-1 KFM=KS]=J-1 K IF(J2)130. 60 T0 (123 J1=J1+1 60 T0 129 J1=J1+2 50 T0 129 +10 +20 +20 +20 1221 123 124 125 126 128 131 135 135 127 171 172 173 174 175 176 00

,

. .

t,

.

D0 151 J=1.J3 (B(J1)=LB(J)2) J=J1+1 J=J1+1 J?=J2+1 S KFX=KFX+IBS KF=KFM+IBS KF=KFM+IBS KSM=KSM+IBS KSM=KSM+IBS KSM=KSM+IBS KSM=KSM+IBS KSM=KSM+IBS KSM=KSM+IBS KSM=KSM+IBS KSM=KSM+IBS KSM=KA+1 GO TO 141 KT=NB+1 KT=NB+1 KF=1 KFM=1 F)169.169.164 $\overline{\mathbf{z}}$ -Ľ. 163 155 156 165 151 153 160 161 164


.

B(KT)=LB(KS S=KS+1 F(KS-NB)164 1=KF 1=KF 1=KT+1 T=KT+1		2= TARS(LB(1))/1 =1 = 1+1 1= 12 2= TARS(LB(J))/1 2= TARS(LB(J))/1 F(1)-12)175,171	ALL CONVII(KK1.KOM.2) ALL CONVII(KK1.KOM.2) KT=TABS(LR(J)) ALL CONVII(KK1.KOP.2) ALL CONVII(KK1.KOP.2) O 1713 JN=1.NO	F(KOM(JN))1713.1713.1712 F(KOP(JN))1713.1713.174 ONTINUF 3=IARS(LR(J-1)) F=1 F3=J3 0 17145 JN=1.NO	KDP(JN)-KDM(=JF3+JF JF-4)17144.1 10 17017145 JF*2 TTNUE TTN
166	90 N	1707	1171	1712 1713 1714	17141 17142 17142 17145 17145 17145

•

IF(LXBI-100)17149.17149.1714B IPROB=1 LB(J-1)=(LB(J-1)/J3)*JF3 NB-NB-1	TF(LB(J-1))1716.1718.1718 TF(LB(J))1718.1718.1718 LB(J-1)=1ABS(LB(J-1)) TF(J-NB)177.172.175 DD 173 J4=J.NB LB(J4)=LB(J4+1)	<pre>J2=IABS(LB(J))/100 GO TO 175 GO TO 175 I F(LB(J-1)/100-LB(J)/100)1741.1714.1741 I WRITE(M.B)LB(J-1).LB(J) I PROB=1 FS IF(J-NB)1702.176.176 FFTURN FND</pre>
17148 17149	1715 1716 1717 1717 1718 173	174 1741 175 175

•



)=LB(KNB+1) -KB (J) (J) (Y+KI (J-1))=KNB+1	下下 下 「 「 「 「 」 「 」 「 」 「 」 「 」 」	F=L8(J+ L1=0 L1=0	FINTERFAN F(KSX-KSM)260. F=KF+KI KF=1ABS(LB(KF) S=KSM	XH-CV3 N	F(LB(J2)-L NNTINUF 1=-1 7=(N1+8)/3 D1V=100 0 220 -2	F=1FF/JF10 F=JF-(JF/10 S=1S-(JF/10 S=JS-(JS/10 D=JS-JF D=JS-JF
2091	161	192	195 200	102	203	

.

•250

250+220+207 {208+209+250+210+250+250+250)+JD 0 WV=3 8 WV=3V+(J-3)*3 9 IF(J1)720.720.250 0 CONTINUE 1 FF(NB+KIN+1-LP(KNL))240.222.222 3 WRITE (M.1) 1 PR(NP)225.225.223 3 WRITE (M.1) 1 PR(NP)1225.225.223 3 WRITE (M.1) 1 PR(NP)1225.255.223 3 WRITE (M.1) 1 PR(NP)125 1 PR()*2 12)*J2)/JD)*2 J2)*J2)/JD 7-∕. Ч Ч ov. 0 -MD= KON1(1)=1 KON1(3)=2 KON1(3)=2 KON1(3)=2 KON1(3)=10 KON2(5)=100 KON2(5)=100 KON2(5)=100 KON2(5)=100 KON2(5)=100 KON2(5)=100 CON2(5)=100 CON2(5)=1000 CON2(5)=100 CON2(5)=10 \mathbf{x} 218 218 MV=2 GO TO MV = 1GO TO 240 206 207 208 209 2102218 0100 0100 0100 0100 0100 225 ပပ

0 10 <t< th=""></t<>

2491 LB(NB)=LB(J2+1)+MV*JMV ZFG [P(KNL)=KNB IVFEI FF(KS-KSX)251.255.255 751 FF(KS-KSX)271.255.255 751 KS=KS+KI FF(KS-KFX)200.260.260.261.261 755 FF(KF-KFX)200.260.260.261.261 760 T0 200.210.700.260.260.261.261 761 J1=LP(KL) 762 FF(L) 764 FF(L) 760 FF(L) 764 FF(

11 Ff(LPDINT-1)9011.9011.9012
11 WRITF (M.2)
11 = FPDINT
1 F(IR)9014.9013.9013
11 = NB
12 F(IR)9014.9013.9013
13 = NB
14 KPDINT=LPDINT
15 F(RPDINT-1 B(LBLDCK))902.902.9016
6 LBL0CK=LBLDCK-1
17 F(LB10CK-1 P(LLEVEL))9018.9015.9015
17 F(LB10CK-1 P(LLEVEL))9018.9015.9015
17 F(LB10CK-1 P(LLEVEL))9018.9015.9015
18 LLEVF1 = LLEVFL+1
18 LLEVF1 = LLEVFL+1
18 LLEVF1 = LLEVFL+1
19 = J3-LIST(1)*100
17 F(LB10C00000)*1000000
18 TF(M.7)
19 = J3-LIST(1)*100
11 ST(2) J5=LB(KP0INT) IF(J2)9029.9029.9027 IF(J4)9025.9025.9028 J6=J5/100 LIST(J3)=J5-J6*100 J2=J2-1 J4=J4-1 J5=J6 G0 T0 1106 1106 9014 9015 9016 9018 9022 9023 9024 9027 9028

9029 F(J4-5)903.904.904 904 J3=JJ-J WR FF (M.91(LIST(J).J=1.J3) 905 F(KPOINT-J1)9015.906 906 FF(RN)910.910.299 9107 FF(RL-1)930.9102 9107 FF(RL-L)930.9102 9117 FF(RN)9127.9121.9121 9121 K72-NB 9127 FF(RN)9127.9121.9121 9121 K72-NB 9127 FF(RN)9127.9121.9121 9121 K72-NB 9127 FF(RN)9127.9121.9121 9128 FF(RN)9127.9129.915 9127 FF(RN)9127 912 FF(RN)9127.9121.912.915 912 FF(RN)10.913 913 FF(LP1(RN)1)-2000000000099201.921.921 9201 FF(RN)10.703913 913 FF(LP1)299.9932 923 FF(LN)210-10K 923 FF(LN)21-10K 923 FF(LN)21-10K 923 FF(LN)21-10K 923 FF(LN)21-10K 923 FF(LN)21-10K 923 FF(LN)299.932 920 FF(LN)299.932

932 WRITE (M.6) KPOINTEI LBLOCK=2000 LLFVELEI IREI J1ENB GO TO 9015 END

 ,

08 CUNTINUE 10 KP=KP+1 KPI=LB(KP) 14 TF(KLX-KP)315.316.316 15 KL=KL1 KNT=(KL3)/5 60 T0 318 J=1.KNT KNT=(KL4) 5 C T0 314 16 D0 318 J=1.5 17 JP=LB(KP) 17 JP=LB(KP) 18 S=LF(L) 17 JP=(JP1-1)/3 18.318.317 17 JP2=(JP1-1)/3 18.318.317 17 JP2=(JP1-1)/3 18.318.317 17 JP2=(JP1-1)/3 18.318.317 18 S=LP(KP) 19 =JP-(JP7)00)*100 16 (KP)1-(KP)1)330.325.340 18 JP=JP/100 20 S=J2 20 330 J=1.ND 21 F(KD)1)1330.327.327 22 F(KD)1)1330.327.327 23 CONTINUE # CALL CONVIZ(KMT.KOM.NX)
DO 308 J=1.NO
IF(KOM(J))306.306.307
KO(J)=-1
GO TO 308 3+340+340 F(JS)332+332+335 00 333 J=1+N0 KOC NC ū. 32.6

CONTINUE GO TO 390 IEPI(NP)=100*(KP-KNT)+KL NP=NP+1 IF(KP-NB)310.341.341	SET UP PRIME IMPLICANT FOR ESSENTIAL PRIME IMPLICANT STORAGE NP=NP-1 IF(NP)375.342 J1=IFP1(NP) KP=J1/100 KPI=LR(KP) KL=J1-KP*100 KNT=(KL+3)/5 CALL CONV12(KP1.KNP.NX)	ADD RFDUCFD LITERA DO 345 JI=1.KNT KP=KP+1 JP=LB(KP) DO 345 J2=1.5 JP1=JP-(JP/100)*10 IP1=JP-(JP100)*10 IF(JP1)346.346.344 KOP(JP1)346.346.344 VP=LP/100	<pre>TEST PRIME IMPLICANT FOR ESSENTIAL PRIME IMPLICANT STOR DD 370 J1=1.00 FF (K0(J1))370.350.370 FF(K0P(J1))370.370.351 K0P(J1)=2 FF(KPS-150)353.352.352 MRITF (M.2)(IPS(J+1).IPS(J).IPS(J+2).J=1.KPS.3) PROB=1 RFTURN</pre>	PUT PRIME IMPLICANT IN ESSENTIAL PRIME IMPLICANT STURAGE IF (LB(KP)-20C000000)3531.3545.3545 DO 354 J2=1.2 JF=1 VF=1 KPS=KPS+1 IPS(KPS)=0 DO 354 J3=1.9
	3411 341	, 10 10 10 10 10 10 10 10 10 10 10 10 10		c 3531 3531
0077 0078 0078 0079 0080 0080	00085 00085 00085 00085 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 00885 0000885 000885 000885 0000885 0000885 0000885 000885 000885 000885 000885 0000885 00085 00000000	00099 00093 00093 00094 00095 00005 0005 0005 0005 0005 0005 0005 0005 0005 0005 00005 000000		0100 01008 01100 011100 011100 011100

20 IN MOST SIGNIFICANT POSITION 6 JPT=JPY(J2) 6 JPT=JPY(J0 1P2=JP-JPT*10 1F (JP2-KNP(J3)-1)3552.3547.3552 7 J3=J3+1 1F(J3-KNL)3549.3550.3549 9 JP=JP1 6 TD 3546 10 JP=JP1 6 TD 3546 10 J=J2+2 6 TD 3546 10 J=J2+2 6 TD 3556 10 J=J2+2 6 TD 3556 10 J=J2+2 6 TD 3556 10 J=J2+2 10 J=J2+7 10 4 J=J+1
1 KPS=KPS+1
1 KPS=KPS+1
1 FS(KPS)=0
JF=1
0f1 3542 J2=1.Nf1
0f1 3542 J2=1.Nf1
0f1 3542 J2=1.Nf1
0f2 FS(KPS)=JF*(Kf1P(J2)+1)+IPS(KPS)
2 JF=JF*10
6f1 ff1 356
5 0f1 355 J2=1.KPS.3
J3=7 IF(J-KML)3532,3532,354 IPS(KPS)=JF*(KOP(J)+1)+IPS(KPS) JF=JF*10 3555 3549 3541 C

```
J2=(J1-1)/3
J=J-(10**J2)*(2**(J1-J2*3-1))
FLAG MINTFRM IF ALL DUTPUTS ARE FLAGGED (NEGATIVE)
IF (J-(J/100)*100)360.361.360
                                                                                                                                                                                                                                                                                                                                                                                                                      ENTER MINTERM AS AN ESSENTIAL PRIME IMPLICANT
J=7
  LB(KP)=J-(J/10000000)*10000000+200000000
FLAG MINTERM GUTPUTS
J=LB(K)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Din 380 J2=1.N0
IPS(KPS)=JF*(2*KOM(J2)+1)
JF=JF*10
IPS(KPS)=IPS(KPS)+100000000
LB(K)=-1*LB(K)
IF(K-1M)302.399.399
RFTURN
FND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   .376
                                                                                                                                                                                                     LB(K)=J
Gn T(1 370
LB(K)=-1*J
CnNT[NJE
NP=NP-1
IF(NP) 390,342
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        JF=1

KPS=KPS+1

KPS=KPS+1

FPS(KPS)=0

00 376 J3=1.9

FF(J-KML)3751.

FF(J-KML)3751.

FF(FS)=JF*K0

J=J+1

KPS=KPS)=0


FF(FS)=1

KPS=KPS)=0

FF(FS)=1

FF(F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               00 376 32=1.2
                                                                                                                                                                                                                                                                       371
                                                                                                                                                                                                              360
                                                             357
                                                                                                                                                                                                                                                                                                                                                                                                                                                  375
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  376
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              380
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     399
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          3751
                                S
                                                                                                                                                 C
                                                                                                                                                                                                                                                                                                                                                                                        ပပ
                                                                                                                                                                                                                                        ,
                                                          0150
0151
0152
                                                                                                                                                                           0155
0155
0155
0156
0158
0159
                                                                                                                                                                                                                                                                                                                                                                                                                                                σ
0140
```

- ----




(40641,40642,40643,40644,40645,40646),J5 JP1=JP/10 KOP(J2)=JP-JP1*10 JP=IPS(J1+1) DO 4054 J2=16.24 JP1=JP/10 KOP(J2)=JP-JP1*10 JP=IPS(J1+2) DO 4055 J2=1.6 JP=IPS(J1+2) DO 4055 J2=1.6 JP=IP2/10 KOP(J2)=JP-JP1*10 JP=IP2/10 KOP(J2)=JP-JP1*10 Solution 4055 J2=1.6 JP=JP1 DO 4055 J2=1.6 Solution 4050 J4=7.001 4057 KK1=LB(J3) ROM (J2)=JP-JP1*10 Solution 4050 J4=7.001 4057 F(KDP(J4)-3)4070.4060.4070 F(KDP(J5)-3)4069.4063.4069 JB=LH(J3) JB=LH(J3) JB=LH(J3) Solution (4069,4069.4063.4069 JB=LH(J3) JB=LH(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J4)-LD(J JR=JR-1 GO TO 4066 JR=JR-2 GO TO 4066 JB=JH-4 GN TN 4066 JB=JB-10 -2066 J B= J B- 2 С -4060 4061 4063

SETTING LEVE RETURNS TO 421 AFTER 5 JJB=JB=(JB/100)*100) F(JJB=JB=(JB/100)*100) F(J3)=-1*JB G(D T() 4069 B LB(J3)=JB G(DNTINUF F(J3-LM)4056.4071.4071 CONTINUF CONTINUF F(LB(J))410.410.408 F(LB(J))410.410.408 F(LB(J))410.410.408 F(LB(J))410.410.408 F(LB(J))410.412.415 F(LM)412.412.415 F(LM)412.412.415 FPR(DB=1 MRTFE (M.3) CONTINUE FPEIFP-JD JDD=1FP-L FPEIFP-JD JDD=1FP-L FPEIFP-JD JDD=1FP-L FPEIFP-JD JDD=1FP-L FPEIFP-JD JDD=1FP-L LB(J)=LB(JDD) D() 419 LB(JDD) D() 419 LB(JDD) KL=7 KNT=1 KNT=1 KPC=NL-1 KPC=NL-1 KPC=NL-1 KPL=1 K J1=1.NO GO TO 4066 JB=JB-40 441 NOTF 44 KP=KP+1 40646 4066 4068 4069 4070 4071 4071 4067 408 410 411 Ś 418 419 4201 421 41 C ~ i lio

150

KLX=LX[KL] KNT=[KL+3]/5 KNT=[KL+3]/5 KNT=[KL+3]/5 KNT=[KL+3]/5 KNT=0 KNT=0 KNT=0 KNT=0 KNT=0 KNT=12 KNT=12

J=JB/1000000 J=JB/1000000 ff(J)=J00+100 ff(J)=100+100 ff(J)=100+100 ff(J)=100+100 ff(J)=1000000 485 CNNTNUF 487 CNNTNUF 488 CONTINUF 488 CONTINUF 488 CONTINUF 488 CONTINUF 488 CONTINUF 489 Ff(K-1) M) 455.490.490 Jf(1=J)+3 Jf(1)=Jf(1) Jf(1)=Jf(1)Jf(1) Jf(1)=Jf(1) Jf(1)=Jf(1) Jf(1)=Jf(1)Jf(1) Jf(1)=Jf(1) Jf(1)=Jf(1)Jf(1) Jf(1)=Jf(1) Jf(1)=Jf(1)Jf(1) Jf(1)=Jf(1)Jf(1) Jf(1)=Jf(1)



-.

.

SUBROUTINF CONV23 COMMON IP.IT.IS.IU.L.M.IPROB.IW COMMON LB(2000).N(10).NB.LP(18).LXBI.LXB(100) COMMON NL.NO.LPID.LPI.LEPI.KOMP.LPOINT.LBLOCK.LLEVEL.IHL COMMON IPS(150).LM.LX(18).KPS	COMMON IHP.IFP.KOP(24).KOM(24).KPI.KC(24).KM 100 JPI=LR(KP1+2) NIIP=NL+6 DO 101 J=1.NO JPII=JPI/10	KOP(J)=JPI-JPI1*10 101 JPI=JPI1 105 J1=7 J2=KP1 00 111 J=1.2 JPI=LB(J2)	DO 110 JJ=1.9 JPI1=JPI/10 K()P(J1)=JPI-JPI1*10 IF(J1-NLIP)106.115.115 106 JPI=JPI1	110 J1=J1+1 111 J2=J2+1 115 RFTURN. FND
--	--	--	--	--

<pre>i.IW .RBj.LxBf.OO) .RBj.LxBf.OCK.LLEVEL.IHL .S .S .MP.LPDINT.LBLOCK.LLEVEL.IHL .S .M(24).KPI.KC(24).KM (10).KLPI(10).KBS(10) UTION') PRIME IMPLICANT LIT WT DUTPUT') PRIME IMPLICANT LIT WT DUTPUT') F INPUTS REQUIRED = .IB/ REQUIRED = .IB/ .TOTAL=.IB/ F INPUTS WAS THE .I5. TH') PLICANTS') </pre>	
Δ·θ	
$\Sigma \bullet \bullet \neg $	
И а а да и и и и и и и и и и и и и и и и	
-0 00000000000000000000000000000000000	CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
ノーノーノーノー	- a a a a a a a a a a a a a a a a a a a
	00000000000000000000000000000000000000

BSC=99999 PC=1FP-6 SOL=1FP-6 SOL=0 LTP=NL+6 LTP=NL+6 LTP=NL+6 LTP=NL+6 LTP=NL+6 LTP=NL+6	C(1)=1HP-3 C(1)=V(J)=2+1 C(J)=V(J)*3 PC=1PC+3 1=0 C(J)=V(J)*3 1=0 C(J)=1+1 C(J)=0 C(J)=1+1+1 C(J)=1+1+1+1+1+1+1+1+1+1+1+1+1+1+1+1+1+1+1+			
500	505	506 507	508 5109 5101 5102	5 5 5 1 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
20145000000	C-10420	►86C-	-vaarar	ooc-natro

547 KM=0 540 KXSN=1 540 KKD=EFF 540 KPD=FFP 540 KPD=FFP 541 FFRP1-IPC)542.543 541 FFRP1-IPC)542.543 541 FFRP1-IPC)542.543 543 GO TO 545 543 GO TO 543 544 KP1=KP1KP0 545 FF CONV2 545 FF KP1-1541.544.543 546 FF KP101J)-1552.5511.552 546 FF KP101J)-1552.5511.552 551 FFRP1J)-31541.554.541 554 J=1.00 554 J=1.00 554 J=1.00 555 FF (ADF1)-554.541 554 J=1.00 555 FF (ADF1)-552.5511.552 551 FF (SOP1)-552.5511.552 551 FF (SOP1)-552 FF (SOP1)-552 FF (SOP1)-552 551 FF (SOP1)-552 FF (SOP1)-55

KL1=0 MC1(1)=KLP(1) J=1 J1=2 J2=NPIB-NPIBA J2=NPIBA-NFIBA J2=NPIBA-NFIBA J2=NPIBA-NFIBA J2=NLJ1)-J2573.569.569 JF(J1)-J2)570.570.571 MC1(J1)=IFP+(J2)570.571 MC1(J1)=IFP+(J2)570.571 -IPC)581.581.582 5792•580•580 5792•580•580 U Uv=KL-(JN-NPIB2+J2) MC1(J1)=KLP(JN) J=J+1 J1=J1+1 J1=J1+1 SKIMAX1=J1-1 SKIMAX1=J1-1 SKINAX1=J1-1 SKINAX1=J1-1 J=KL1 J=KL1 J=KL1 J=KL1 J=KL1 J=KL1 J=KL1 J=KL1 J=JP+3 KLP1(J)=JP KLP1(J)=JP KLP1(J)=JP KLP1(J)=S791.5791.576 J=JL-1 J=JL-1 SKLP1(J)=S791.5791.576 F(KL1-10)5792.580.580 J=F(L)15791.5791.576 ω C C 1 ۵. F (KI [b] 5791 5792 5793 580 566 567 568 569 570 571 572 573 575 576 578 579

581 KtPl(1)=KtPl(1)-3 60 T0 585 592 KPB=J1+2 590 ktPl=KtPl(1)=FPC 590 ktPl=KtPl(1)=FPC 590 ktPl=KtPl(1)=FPC 590 ktPl=KtPl(1)=FPC 595 KPB=KP-1 500 KM=C 500 KM=C

L=JL-I L=JL-I L=JL-1 L=JL-1 P=KLP(JL) L=JL-1 L=JL-1 L=JL-1	KSN1=KSN1-L TF(KSN1)580.580.631 TF(KSN1-KL1)625.645.645 TF(KL1-KLMAX1)575.565.565 TF(KM-LM)605.655.655 TF(KMC)6553.655.655 TF(TF(M-L) WRITF(M.L) WRITF(M.L)	0 10 66 SC=NSC+ F (1F1N R1TF(M * 1TF(M = 1FP	 	FF1 FF1 FF1 FF1 FF1 FF1 F1 F1 F1 F1 F1 F
633 634 635 636	00 00 00 00 00 00 00 00 00 00 00 00 00	655 6553 6554	657 659 659 660	66000 66001 66002

J2=1 DD 6621 JJ=1.KO J2=J2*10 J1=J2/10 WAITF (M.5) J1=IPS(J+2) J1=IPS(J+2) J1=IPS(J+2) J1=IPS(J+2) JUTERAL JUTERAL JEFFAL JFFFAL D0 66010 JFF1.JFFF D0 66010 JFF1.JFFF D0 66013.66013.66013.66013 JFJF*10 G0 T0 6603 JFFFAL JFFFFAL JFFFFAL D0 66020 JFF1.JFFF D0 66021 JFFF D0 66021 JFFFF D1 1.JUTJ01.J0.JLI.JWT.J0T JF1FF(M.3)J01.J0.JLI.JWT.J0T (JnT/1000000)*1000000) 541-6641-6642 60 TÚ 657 1+(KPS) 665•665•662 J=] WRITE(M.8)JD.JOI JLT=JNT/100 JWT=JNT-JLT*100 JOT = [PS(J) JOT = [PS(J+1) JOT = [PS(J+2) JOT = [JOT - (JOT) 40 6600 F (NL -9) 6 JD=LB(J) J=J+3 GN TN 66020 66021 66022 66010 66011 66012 66023 6603 661 662 663 66013 6621 664 66003 6602 6601 6641

21170 250 250 250 250 250 250 250 25	KLV(J) = JPC+LP(JP+2)/1 IPC-IFP)674.67 IPC+2 673 J=JS.JF.3 673 J=JS.JF.3 673 J=JS.JF.3 673 J=JS.47.677.675 676 J=3.KPS.3 676 J=3.KPS.3 = JPC-IPS(J)/100	TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	12212 2222 22222 2222 2222 2222 2222 2
6642 6643 66443 6645 665	671 677 6773 6673 775 6675 775 775 775 775 775 775 775 77	-~ <u>~</u> ~~~	683 700 705 706 710
ちゃくおうしょく	っょうらておりのーへうく	きちゅうしつつしょう	140200

.

711 IF(KLP(KSN))725.725.720 720 JP=KLP(KSN)=JP 721 KSN=KSN-1 722 IF(KSN)724.724.723 723 JP=JP+3 KLP(KSN)=JP 60 T0 721 724 KLP(1)=KLP(1)-3 60 T0 520 725 IF(KSN)=JP 60 T0 520 725 IF(KSN)=JP 60 T0 520 725 IF(SN-KL)706.727.727 725 IF(KSN-KL)706.727.727 720 IF(SNL-N(1))735.740.740 730 IF(ISOL-N(1))735.740.740 740 IFINAI=1 740 IFINAI=1 740 IFINAI=1 740 IFINAI=1

	100 DG 105 J1=1.KK JKK=JKK1/10 JO=JKK1-JKK*10 JKK1=JKK	101	105
-22450200	0 - Nm	4500	

SUBROUTINE CONV2 COMMON IP, IT, IS, IU, L, M, IPROB, IW COMMON L, NO, LPID, LEP I, KOMP, LPDINT, LBLOCK, LLEVEL, IHL COMMON IPS(150), NB, LPS(18), LBL, LBLOCK, LLEVEL, IHL COMMON IPS(150), LM, LT, LPS, LB, KOM, C24), KP1, KC(24), KM 100 JP1=JP1/10 NI P=NL+6 NI P=NL+7 NI P=NL+6 NI P=NL+6 NI P=NL+6 NI P=NL+6 NI P=NL+6 NI P=NL+7 NI P=NL+7

REFERENCES

- 1. I. Copi; <u>Symbolic Logic</u>, MacMillin Company, 1954, p. 326.
- E. V. Huntington; "Sets of Independent Postulates for the Algebra of Logic," <u>Transactions of the</u> <u>American Sathematical Society</u>, Vol. 5, 1904, p. 288.
- 3. G. Boole; <u>The Mathematical Analysis of Logic</u>, Cambridge, England, 1847 (reprinted in 1948, Oxford, Basil Blackwell).
- 4. G. Boole; <u>An Investigation of the Laws of Thought</u>, London, 1854.
- 5, S. H. Caldwell; <u>Switching Circuits and Logic Design</u>, John Wiley & Sons, Inc., New York, 1958.
- C. E. Shannon; "A Symbolic Analysis of Relay Switching Circuits," <u>Trans. AIEE</u>, Vol. 57, 1938, pp. 713-723.
- C. E. Shannon; "The Synthesis of Two Terminal Switching Circuits", <u>Bell System Technical Journal</u>, Vol. 28, No. 1, January, 1949, pp. 59-98.
- 8. Staff of the Computation Labratory; <u>Synthesis of</u> <u>Electronic Computing and Control Circuits</u>, Harvard University Press, Cambridge, Massachusetts, 1951.
- W. V. Quine; "The Problem of Simplifying Truth Functions," <u>American Mathematical Monthly</u>, Vol. 59, October, 1952, pp. 521-531.
- W. V. Quine; "A Way to Simplify Truth Functions," <u>American Lathematical Fonthly</u>, Vol. 62, November, 1955, pp 627-631.
- E. J. McCluskey; "Algebraic Minimization and the Design of Two-Terminal Contact Networks," Doctoral Thesis, Dept. of Electrical Engineering, Massachusetts Institute of Technology, June, 1956.

- E. J. McCluskey; First part of the above Doctoral Thesis (Ref. 11) <u>Bell System Technical Journal</u>, Vol. 35, Nov., 1956, pp. 1417-1444.
- I. B. Pyne and E. J. McCluskey; "An Essay on Prime Implicant Tables," <u>J. Society Ind. Applied Math.</u>, Vol. 9, December, 1961, pp. 604-631.
- 14. I. B. Pyne and E. J. McCluskey; "The reduction of Redundancy in Solving Prime Implicant Tables," <u>IRE</u> <u>Trans. on Alectronic Computers</u>, Vol. EC-11 pp. 473-482, August, 1962.
- J. F. Gimpel; "A Reduction Technique for Prime Implicant Tables," <u>1964 Proc. Fifth Annual Symp.</u> on Switching Theory and Logical Design pp. 183-191.
- 16. J. F. Gimpel; "A Nethod of Producing Boolean Functions Having an Arbitrarily Prescribed Prime Implicant Table," <u>IEEE Trans. on Electronic</u> <u>Computers</u>, Vol. EC-14, pp. 485-488, June, 1965.
- F. Luccio; "A Method for the Selection of Prime Implicants," <u>IEEE Transactions on Electronic</u> <u>Computers</u>, Vol. EC-15, pp. 205-212. April, 1966.
- E. W. Veitch; "A chart Method for Simplifying Truth Functions," <u>Proceedings of Association for Computing</u> <u>Machinery</u>; Pittsburg, Pennsylvania Meeting May 2 and 3, 1952, pp. 127-133.
- M. Karnaugh; "The Map Method for Synthesis of Combinational Logic Circuits," <u>AIEE Trans. Part I</u> <u>Communications and Electronics</u>, Vol. 72, November, 1953, pp. 593-599.
- 20. M. Minsky; "Steps Toward Artificial Intelligence," <u>Proceedings of the IRE</u>, Vol. 49 No. 1, pp. 8-30, January, 1961.
- A. Newell and H. A. Simon; "The Logic Theory Machine," <u>IRE Trans. on Information Theory</u>, Vol. if-2, September, 1956.

- 22. A. Newell, J. C. Shaw and H. Simon; "Empirical Exploration of the Logic Theory Machine," Proc. WJCC pp. 218-230, 1957.
- 23. H. Wang; "Toward Mechanical Mathematics" <u>IBM J. Res.</u> & Dev., Vol. 4 pp. 2-22, January, 1960.
- 24. M. A. Breuer; "General Survey of Design Automation of Digital Computers," <u>Proc. IEEE</u> December, 1966, pp. 1708-1721.
- 25. E. J. McCluskey; "Review of the above paper,"(24) <u>Transactions of the IEEE</u> November, 1967.

BIBLIOGRAPHY

T. L. Booth; <u>Sequential Machines and Automa Theory</u> John Wiley 1967.

L. Brillouin; <u>Science and Information Theory</u>, Academic Press 1956.

W. B. Davenport and W. L. Root; <u>Random Signals and Noise</u>, McGraw-Hill, 1956.

R. M. Fano; Transmission of Information, MIT Press, 1961.

F. C. Hennie; <u>Finite State Models for Logical Machines</u>, John Wiley and Sons, 1968.

V. L. Landing and R. H. Battin; <u>Random Process in</u> <u>Automatic Control</u>, McGraw-Hill, 1956.

E. J. McCluskey; <u>Introduction to the Theory of Switching</u> <u>Circuits</u>, McGraw-Hill, 1956.

M. P. Marcus; <u>Switching Circuits for Engineers</u>, Prentice-Hall, 1962.

R. E. Miller; <u>Switching Theory Vol. I and II</u>, Wiley, 1965.

B. Ostle; <u>Statistics in Research</u>, Iowa State College Press, 1954.

W. W. Peterson; Error Correcting Codes, MIT Press, 1961.

M. Phister; Logic Design of Digital Computers, Wiley, 1958.

F. M. Reza; <u>An Introduction to Information Theory</u>, McGraw-Hill, 1961.

R. K. Richards; <u>Arithmetic Operations in Digital</u> <u>Computers</u>, Van Hostrand, 1955.

R. K. Richards; <u>Digital Computer Components and Circuits</u>, Van Nostrand, 1957. M. Schwartz; <u>Communication Systems and Techniques</u>, McGraw-Hill, 1966.

C. V. Smith; <u>Electronic Digital Computers</u>, McGraw-Hill, 1959.

- P. E. Wood, Switching Theory, McGraw-Hill, 1968.
- Note: A quite extensive bibliography is presented by M. A. Breuer (24) listing by subject type 287 works.