

Built-in current sensor for AIDDQ testing

Citation for published version (APA): Vazquez, J. R., & Pineda de Gyvez, J. (2004). Built-in current sensor for ΔIDDQ testing. IEEE Journal of Solid-State Circuits, 39(3), 511-518. https://doi.org/10.1109/JSSC.2003.822900

DOI:

10.1109/JSSC.2003.822900

Document status and date:

Published: 01/01/2004

Document Version:

Publisher's PDF, also known as Version of Record (includes final page, issue and volume numbers)

Please check the document version of this publication:

- A submitted manuscript is the version of the article upon submission and before peer-review. There can be important differences between the submitted version and the official published version of record. People interested in the research are advised to contact the author for the final version of the publication, or visit the DOI to the publisher's website.
- The final author version and the galley proof are versions of the publication after peer review.
- The final published version features the final layout of the paper including the volume, issue and page numbers.

Link to publication

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- · Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
 You may freely distribute the URL identifying the publication in the public portal.

If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User Agreement:

www.tue.nl/taverne

Take down policy

If you believe that this document breaches copyright please contact us at:

openaccess@tue.nl

providing details and we will investigate your claim.

Download date: 24. Aug. 2022

Built-In Current Sensor for ΔI_{DDQ} Testing

Josep Rius Vázquez and José Pineda de Gyvez, Member, IEEE

Abstract—This paper presents the implementation of a built-in current sensor for $\Delta I_{
m DDQ}$ testing. In contrast to conventional built-in current monitors, this implementation has three distinctive features: 1) built-in self-calibration to the process corner in which the circuit under test was fabricated; 2) digital encoding of the quiescent current of the circuit under test for robustness purposes; and 3) enabling versatile testing strategy through the implementation of two advanced ΔI_{DDQ} testing algorithms. The monitor has been manufactured in a 0.18- μ m CMOS technology and it is based on the principle of disconnecting the device under test from the power supply during the testing phase. The monitor has a resolution of 1 μ A for a background current less than 100 μ A or 1% of background currents over 100 μ A to a total of 1-mA full scale. The sensor operates at a maximum clock speed of 250 MHz. The quiescent current is indirectly determined by counting a number of clock pulses which occur during the time the voltage at the disconnected node drops below a reference voltage value. Basically, at the end of the count period, the counted value is inversely proportional to the quiescent current of the device under test. Then, a $\Delta I_{\rm DDQ}$ unit processes the counted number and the outcome is compared with a reference number to determine whether a defect exists in the device under test. Accuracy is improved by adjusting the value of the reference number and the frequency of the clock signal depending upon the particular process corner of the circuit under test. The monitor has been verified in a test chip consisting of one "DSP-like" circuit of about 250,000 transistors. Experimental results prove the usefulness of our approach as a quick and effective means for detecting defects.

Index Terms—Current sensors, defects, Delta- $I_{\rm DDQ}$, $I_{\rm DDQ}$ testing, sensors.

I. INTRODUCTION

 \mathbf{F} OR ABOUT 25 years, I_{DDQ} testing of CMOS digital circuits has been recognized as an advantageous methodology to detect defects missed by conventional logic testing. The benefits of this methodology were immediately recognized because of the enhanced observability and sensitivity to defects that do not yet cause a logic fault [1]. Two main features can be extracted from today's I_{DDQ} test techniques: 1) differential measurements, e.g., performing some type of comparison between two or more measurements to decide if the circuit is defective or not; and 2) complexity, e.g., it is assumed that the sensing circuit is able to remember the

Manuscript received July 8, 2003; revised October 21, 2003. The work of J. R. Vázquez was supported by the Comisión Interministerial para la Ciencia y Tecnología under Projects TIC2001-2246 and TIC2002-03127, and the Secretaría de Estado de Educación, Universidades, Investigación y Desarrollo in Spain.

Digital Object Identifier 10.1109/JSSC.2003.822900

measurements in a previous time or location. As a practical example of such complexity, the test of a high-performance microprocessor was possible by combining multiple techniques such as lowering temperatures, back-biasing, multi- V_t , and $\Delta I_{\rm DDQ}$ testing [2]. These features hold a deep influence on the characterization of $I_{\rm DDQ}$ sensors needed to test modern deep-submicron ICs. For the interested reader, a review of many current sensors (until 1998) can be found elsewhere [3]. Sensors using a bypass transistor were first presented by Keating and Meyer [4]. They proposed to measure the quiescent current by opening a switch connected between $V_{\rm DD}$ and the circuit under test (CUT) to observe the decaying voltage at the virtual $V_{\rm DD}$ node. Since then, this concept has been used in both on-chip [5] and off-chip [6] implementations. It is interesting to note that the only published case of an industrial implementation [7] uses an on-chip version of the Keating–Meyer proposal. This probably stems from the fact that built-in sensors have to cope with the impact of process variability [8]. Process variations affect the threshold voltage and thus the leakage current, mainly via the spread in the effective channel length [9]. Variations from two to three orders of magnitude of the leakage current have been reported [8], [10], [11] in real circuits implemented in deep-submicron technologies. This fact causes manufacturer skepticism about the behavior of BICS in a real industrial environment. At the same time, this fact also reveals the great difficulties to satisfy the required features in the design of such sensor. To overcome the limitations of a monolithic implementation, several solutions have been proposed to cope with this problem, namely, solutions that exploit the correlation between $I_{\rm DDO}$ and other more accurately known or controlled parameters, e.g.: 1) spatial correlations such as clustering, neighborhood, and transient/quiescent signal analyses [12]-[14]; 2) test pattern correlation including current signatures, current ratios, and $\Delta I_{\rm DDO}$ [15]–[17]; and 3) time correlation such as speed/current and multiple parameter speed/current correlations [8], [10]. ΔI_{DDQ} testing is particularly attractive because the differential measurements suppress the impact of the background current. An off-chip sensor with $\Delta I_{\rm DDQ}$ capabilities has been recently reported [20]. In [21], a $\Delta I_{\rm DDQ}$ implementation is lightly treated while in [22] the $\Delta I_{\rm DDQ}$ algorithm is performed in automatic test equipment (ATE).

The simplest (and probably the most used) way to make $I_{\rm DDQ}$ testing is by using the power supply measurement unit of the ATE. Following this approach, it is possible to obtain very accurate measurements with a precision better than a fraction of 1 μ A. Unfortunately, this approach has an extremely slow test rate, e.g., to obtain accurate measurements of around 100 input vectors can take many minutes of tester time. This fact makes a complete $I_{\rm DDQ}$ test expensive in an industrial environment.

J. R. Vázquez is with the Departament d'Enginyeria Electrònica, Universitat Politècnica de Catalunya, 08028 Barcelona, Spain, on sabbatical leave with Philips Research Laboratories, 5656 AA Eindhoven, The Netherlands (email: rius@eel.upc.es).

J. Pineda de Gyvez is with Philips Research Laboratories, 5656 AA Eindhoven, The Netherlands (e-mail: jose.pineda.de.gyvez@philips.com).

	75			
Characteristics	Benefits			
Combines multiple-parameter testing and	Suppress the high background current and de-			
ΔI_{DDQ} testing in one monitor	creases the I_{DDQ} variance			
Based in the Keating-Meyer approach	Robust and fast if on-chip			
Differential determination of PASS/FAIL	Robust despite of mismatches			
Takes into account process variations	Self-adjust			
Specifications				
Range of measurement	1 μA to 1 mA			
Resolution	1 μA (I_{DDQ} < 100 μA) or 1% of the full range			
	$(I_{DDO} > 100 \mu\text{A})$			
Speed	Depends on CUT. Max. 2.5 Mvectors/s @ 0.18			
•	μ m technology test chip with maximum I_{DDO}			
Area overhead	<1% @ 0.18 μm technology			
Loss of performance	Depends on switch size. <5 % in the test chip.			

TABLE I Summary of Characteristics and Specifications of the Proposed Built-In ΔI_{DDQ} Monitor

Thus, to avoid this test time problem, $I_{\rm DDQ}$ testing is some times reduced to the measurement of the quiescent current with just one input vector, with a limited accuracy. A good summary of actual off-chip solutions is presented in [18]. Further information about off-chip sensors can be found in [6] and [19].

This paper presents the design and implementation of a built in current monitor for $\Delta I_{\rm DDQ}$ testing in a 0.18- $\mu \rm m$ CMOS technology. The sensor has a resolution of 1 $\mu \rm A$ for a background current less than 100 $\mu \rm A$ or 1% of background currents over 100 $\mu \rm A$ to a total of 1-mA full scale. The sensor operates at a maximum clock speed of 250 MHz, overcoming in this way the drawbacks of ATE $\Delta I_{\rm DDQ}$ testing.

II. BUILT-IN CURRENT SENSOR FOR DELTA- $I_{ m DDQ}$ TESTING

An important feature of our design is that because it is primarily based on a digital solution, it can easily be ported among technology nodes. The main characteristics and specifications of such sensor are shown in Table I and will be described in more detail in the next subsections.

A. Properties of the ΔI_{DDQ} Monitor

Our scheme uses a version of the Keating–Meyer approach for $I_{\rm DDQ}$ testing [4]. It includes an on-chip switch connected between the $V_{\rm DD}$ pin and the CUT (a dual implementation would use a switch connected to ground). As this switch is integrated in the circuit, a faster sensor operation is possible because of the reduction of the circuit's loading capacitance C. Our scheme detects defective circuits by analyzing the differences between measurements of current consumption instead of using the absolute value of such measurements. For this reason, it is not sensitive, in a first-order analysis, to the variability of sensor parameters. Nevertheless, the proposed scheme takes into account the process variability by adjusting its range of measurement and its PASS/FAIL limit according to the impact of the manufacturing process on the circuit's maximum frequency.

Important subjects to test the feasibility of the proposed sensor are the sensor resolution and speed as well as the maximum size of the CUT where the sensor is connected, and, as a consequence, the area overhead. Fig. 1 summarizes the sensor's operation and helps to oversee the parameters involved in such




Fig. 1. Sensor operation.

subjects. Further, Fig. 1 shows two curves corresponding to low and high leakage scenarios. After applying an input pattern to the CUT and after opening the switch, the supply pin voltage decreases until it reaches the reference voltage $V_{\rm REF}$. The expression associated with this discharge is

$$I_{\rm DDQ} = C \frac{\Delta V}{\Delta t} \tag{1}$$

where $\Delta V = V_{\rm DD} - V_{\rm REF}$, and C is the total circuit's capacitance including decaps. The time Δt that takes the decaying voltage to reach $V_{\rm REF}$ is measured by a counter, C1, as m periods of the clock frequency $T_{\rm CK}$. By replacing Δt by $m \times T_{\rm CK}$, we obtain

$$m = \left(\frac{C}{I_{\rm DDQ}}\right) \times \Delta V \times F_{\rm CK}.$$
 (2)

That is, the number m of C1 counts is inversely proportional to $I_{\rm DDQ}$ and directly proportional to C, ΔV , and $F_{\rm CK}$. We use this formula as well as technology data to estimate the sensor resolution and speed. We define the resolution as the minimum amount of current that the sensor can distinguish. For a resolution of 1 μ A for $I_{\rm DDQ} < 100~\mu$ A, or 1% of full scale (10 μ A), m has to be equal to or greater than 100. As ΔV and $F_{\rm CK}$ are defined before testing, the only parameter that is not controlled is the fraction $C/I_{\rm DDQ}$ that depends on the technology and on the CUT itself. Notice that because of process variability, $C/I_{\rm DDQ}$ fluctuates as well. Thus, for fixed ΔV and $F_{\rm CK}$, and to ensure a 1% accuracy, the sensor has to be connected to a CUT with a value of $C/I_{\rm DDQ}$ well above a given threshold to reach the desired resolution. Table II shows the $C/I_{\rm DDQ}$ factor required




Fig. 2. Detailed implementation of Δ_{IDDQ} monitor showing delta block diagrams for both "max-min" and "successive" implementations.

TABLE II $C/I_{\rm DDQ}$ Factors for Present and Future Technologies

L [nm]	FCK [MHz]	Δ <i>V</i> [V]	C/I _{DDQ} for 1 % resolution	Maximum speed [Mvector/s]
180	250	0.30	1.33 ×10 ⁻⁶	2.5
130	375	0.25	1.07 ×10 ⁻⁶	3.7
100	563	0.20	8.89×10 ⁻⁷	5.6
70	844	0.15	7.90×10^{-7}	8.4
50	1270	0.08	9.30×10^{-7}	12.6
35	1900	0.06	8.78×10^{-7}	18.9

for present and future technology generations [24]. As can be seen in Table II, about 1 pF of capacitance between $V_{\rm DD}$ and ground is required for each microamp of $I_{\rm DDQ}$ for 1% resolution. This figure of merit is easily achieved in present and future technologies.

The sensor speed is defined as the number of input patterns that can be applied to the CUT in a unit of time. The sensor works at its maximum speed when it works just with the prescribed resolution (that is, when m=100) at the maximum $F_{\rm CK}$ possible. The corresponding speed expression is

speed[vectors/s] =
$$\frac{F_{\text{CK}}}{m} = \frac{1}{\frac{C}{I_{\text{DDO}}} \times \Delta V}$$
. (3)

For fixed ΔV and $F_{\rm CK}$, the maximum speed is proportional to $I_{\rm DDQ}$. The last column of Table II shows the expected maximum speed achievable.

The technology, the process corner, and the temperature determine the size of the CUT checked by one sensor. Using a 1% resolution criterion, $I_{\rm DDQmax}=1$ mA, the off-state current $I_{\rm OFF}$ of the transistors and other parameters extracted from the SIA Roadmap [24], it is possible to calculate the circuit size for 180 and 130 nm for FAST, NOMINAL, and SLOW process corners. For the worst case (FAST corner), the sensor is able to manage circuits with about 0.6 Mtransistors (130 nm) or 0.9 Mtransistors (180 nm). For circuits with greater size, thus

consuming an $I_{\rm DDQ}$ higher than 1 mA, there are two possibilities: the first is to keep the same **relative** resolution at the cost of less **absolute** resolution. For instance, in a 180-nm circuit with $9 \cdot 10^6$ transistors and $I_{DDQ\,\rm max}=10$ mA, the relative resolution is 1%, or 100 μ A of absolute resolution. The second possibility is to partition the CUT, adding one sensor to each partition. This solution preserves both the relative and the absolute resolution. For example, a circuit with $9 \cdot 10^6$ transistors and $I_{\rm DDQmax}=10$ mA needs ten sensors in a 180-nm technology node.

III. CIRCUIT IMPLEMENTATION

The proposed scheme has three blocks: the $I_{\rm DDQ}$ measurement block (MEAS), the control block (CTRL), and the $\Delta I_{\rm DDQ}$ block (DELTA) which executes two testing algorithms (see Fig. 2). The MEAS block converts a voltage drop proportional to the quiescent current into a digital word that is n bits long. It includes a switch to disconnect the device under test from the power supply during the $\Delta I_{\rm DDQ}$ testing phase. The DELTA block captures this word and applies the $\Delta I_{\rm DDQ}$ algorithms to obtain a PASS/FAIL signal. The CTRL block extracts information of the CUT's actual silicon speed and uses it to define the time base needed by the MEAS block and the threshold level that the DELTA block needs to distinguish between defective and defect-free circuits.

Essentially, our $\Delta I_{\rm DDQ}$ built-in current monitor comprises a counter which counts clock pulses during a fixed period to obtain a counted number of clock pulses (MEAS block). The count period has a start determined by the start of the testing cycle which occurs at the instant the switch disconnects the power supply from the device under test. The node connected to the CUT is a "virtual" power supply node (VVDD). The voltage at this virtual node starts decaying due to the quiescent current that discharges the CUT's capacitance that is intrinsically present at the terminal. The count period may start at the start of the testing cycle, or a predetermined delay time after the start of the testing

cycle. The end of the count period is determined through a comparator that detects that the voltage at the input crosses a reference value. Unlike conventional approaches, we determine the quiescent current by counting the number of clock pulses which occur until the voltage at the virtual node drops below a reference voltage value. Basically, at the end of the count period, the count value of the counter is inversely proportional to the CUT's $I_{\rm DDQ}$ as shown in (2), if the capacitance of the CUT and the $I_{\rm DDQ}$ are assumed constant, which is an acceptable assumption in the range of supply voltages in which the test is performed. A post-processing unit (DELTA block) processes the counted number and the outcome is compared with a reference number to determine whether a defect exists in the device under test. To improve the defect detection accuracy, a control circuit (CTRL block) controls the value of the reference number and the frequency of the counter clock signal in dependence on the particular process parameters of the circuit under test.

A. MEAS Block

The $I_{\rm DDQ}$ measurement block works as follows: assume that the CUT (which is symbolized in Fig. 2 by the current source $I_{\rm DDQ}$ and the capacitance C) is in the quiescent state, then the switch is opened and the voltage in the VVDD node starts to decrease due to discharge of C. As long as this voltage is greater than a reference, the comparator enables counter C1, which counts the number of clock periods (the time) this voltage takes to reach $V_{\rm REF}$. When the VVDD voltage reaches the reference voltage, counter C1 stops counting. At this moment, the output of C1 stores a value (coded in n bits) which is inversely proportional to $I_{\rm DDQ}$. To prevent malfunctioning of the switch or comparator, an overflow signal limits the maximum time that counter C1 is enabled.

The switch is basically a pMOS transistor that is connected between the power supply pin (VDD) and the CUT power ring (VVDD). This switch is actually not an integral part of the sensor design because it needs to be tailored specifically for each distinct CUT. If the CUT is in the normal operating mode, the switch is closed and in each transient, a voltage drop ΔV across the switch resistance $R_{\rm switch}$ is produced. Obviously, the core's effective supply voltage reduces, resulting in a loss of performance. Thus, we need to limit the maximum ΔV to maintain this loss of performance within acceptable levels. In our test chip, we have limited the maximum ΔV to 100 mV, which is an acceptable value for a nominal $V_{\rm DD} = 1.8 \text{ V}$. Deciding what is the proper size of the pMOS switch for a given maximum ΔV is equivalent to knowing what is the current flowing in the switch. The current specification of the target CUT is 0.59 mA/MHz at 1.8 V. The maximum speed is 100 MHz, consequently, the average current at this frequency is 59 mA. By assuming that at this frequency the current waveform is a triangle, the peak current will be 118 mA. If a maximum $\Delta V = 100$ mV is acceptable, this means that we need to design a transistor with a channel resistance of 0.848 Ω .

An analog comparator is used to compare the decaying VVDD voltage and the voltage reference $V_{\rm REF}$. Variations in resolution, delay, and offset voltage can be managed because a die-to-die variation in these parameters is not critical as long as it affects each measurement in the same manner. The

comparator's unity gain bandwidth is 27.7 MHz with 64-dB gain at dc. This comparator requires a 500-ns stabilization phase for offset compensation and has a minimum safe window of 50 ns for comparison. The comparator uses additional circuitry to compensate offset voltage. The ranges in temperature and supply voltage are $-40~^{\circ}\mathrm{C}$ to 85 $^{\circ}\mathrm{C}$ and 1.6 to 2 V. In our 0.18- $\mu\mathrm{m}$ test chip, the difference between V_{DD} (nominal value is 1.8 V) and V_{REF} is 300 mV, which is small enough to guarantee that the CUT state does not change during the measurement process.

B. CTRL Block

As is known, the $I_{\rm DDQ}$ of a defect-free circuit may change by orders of magnitude due to process variations. Therefore, the clock frequency of counter C1 has not only to be very high to obtain enough precision in the measurement of high $I_{\rm DDO}$ currents, but also n has to be large to measure the long time counted by C1 when $I_{\rm DDQ}$ is small. To handle these requirements, the CTRL block is divided into two subblocks (see Fig. 2). The first, which is composed of a ring oscillator, the counter C2 and the blocks Freq. Scaler and Reg. AUX, improves the resolution of the $I_{\rm DDO}$ measurement by adapting the clock frequency of C1 to the manufacturing process point in which the chip is fabricated. The proposed scheme takes advantage of the correlation between I_{DDQ} and chip speed [8] to reduce the expected range of $I_{\rm DDO}$ variability that the sensor needs to take into account. Basically, there is an exponential relationship between speed and leakage. Thus, a measurement of the circuit speed is performed before the $I_{\rm DDQ}$ measurement starts, and this information is used to set the clock frequency of the counter C1 to a proper value. This solution reduces the size of counter C1 to obtain the required precision. The ring oscillator's frequency is measured in terms of the number of counts that counter C2 reaches in a known period of time. This number of counts is introduced in the Freq. Scaler block, which selects the proper clock frequency for C1. The speed information is also used to set register AUX which stores the limit of the maximum $\Delta I_{\rm DDO}$ allowed for this CUT. The other subblock inside the CTRL block is labeled CONTROL. It supplies the control signals to the counters and registers of the sensor from an external clock (CK) and a Test signal to enable it.

C. DELTA Block

According to the previous description, we have for each test pattern a word that is n bits long, which conveys the measured $I_{\rm DDQ}$ for this pattern. If ${\bf M}$ test patterns are applied to the CUT, the test results are stored in a vector of ${\bf M}$ words of n bits. The DELTA block is a built-in implementation of the $\Delta I_{\rm DDQ}$ technique that digitally processes this information. Two $\Delta I_{\rm DDQ}$ algorithms have been implemented in the sensor: the ${\it max-min}$ algorithm and the ${\it successive}$ algorithm. The relative benefits of these approaches are analyzed elsewhere [11].

There are several approaches to the $\Delta I_{\rm DDQ}$ technique [11], [23]. The *max-min* algorithm detects defective circuits by analyzing if the difference between the maximum and the minimum $I_{\rm DDQ}$ of the CUT is greater than a given threshold. It works as follows. First, the contents of registers Rmax and Rmin are initialized to 00...00 and 11...11, respectively. After




Fig. 3. Microphotograph of $\Delta I_{\rm DDQ}$ monitor.

each measurement, the contents of counter C1 is stored in register R. Then, this value is compared to the content of registers Rmax and Rmin. If R > Rmax, the contents of R are stored in Rmax, and if R < Rmin, R is stored in Rmin. The difference Rmax – Rmin is performed synchronously, and this result is compared to the threshold stored in AUX, thus supplying a PASS/FAIL signal. The second algorithm presented in Fig. 2 is based on the calculation of the difference between successive test patterns (successive). It uses a register R to store the value of C1 in the previous test pattern, a circuit to calculate the absolute value of the difference between the contents of C1 and R, and a digital comparator that compares this difference to a threshold stored in AUX. The output of this comparator is a PASS/FAIL signal. The result of each $\Delta I_{\rm DDO}$ algorithm is presented at the internal signals pnf_successive and *pnf_maxmin*. One of them is selected to drive the output pin passnfail. The selection is made by the flip-flop FF mux, which is loaded during the initialization phase.

IV. EXPERIMENTAL RESULTS

This section presents results obtained from measuring 24 samples of the $\Delta I_{\rm DDO}$ built-in sensor. Fig. 3 shows a microphotograph of the monitor (0.09 mm²) along with the DSP-like cor1e (0.8 mm²) used for testing. We did not find any real defects from the test chips received. Also, the background current of the core was around 3 μ A. Thus, to fully explore the capabilities of the sensor, we artificially introduced defects and elevated the background current as well. Fig. 4 shows how we tested the sensor. R_{DEF} is a resistor used to introduce our artificial defect and R_{BACK} is the resistor used to vary the background current. $C_{DD\text{ext}}$ is a decoupling capacitance needed when the background current is artificially increased by means of R_{BACK}. Further, Fig. 4 shows a block diagram of the $\Delta I_{\rm DDQ}$ sensor and the name of the main signals. Signal test starts the sensor operation, signal test2 opens and closes the switch and signal ck_tester is the external clock signal




Fig. 4. $\Delta I_{\rm DDQ}$ monitor with circuit under test showing additional circuitry for simulating a large background current and defects.

supplied by the ATE. Signal vvdd is connected to the internal DSP power ring. There is no external load connected to this pin (except eventually an oscilloscope probe). The current source $I_{\rm DDO}$ models the DSP quiescent current.

A. Speed Measurement and Correlation With Leakage Current

Despite the reduced sample size, we observe a dispersion of about $\pm 6.2\%$ around the average frequency of 111.8 MHz of the ring oscillator's frequency $(F_{\rm ringo}).$ To calculate the corresponding quiescent current, $I_{\rm DDQ},$ a previously calculated value of the internal capacitance $C_{\rm DD}$ (651 pF) is assumed and then used in the equation

$$I_{\rm DDQ} = (C_{\rm DD} + C_{DD\rm ext}) \frac{\Delta V}{m T_{\rm ck-c1}}$$
 (4)

In our experiments, $\Delta V=0.3\,\mathrm{V}$, $T_{\mathrm{ck_c1}}=50\,\mathrm{ns}$, $C_{DD\mathrm{ext}}=9.9\,\mathrm{nF}$, and m is the contents of the R register. Fig. 5(a) and (b) shows the correlation between I_{DDQ} and F_{ringo} without and with extra background current, respectively. In both cases, the contents of counter C1 were obtained by reading register R for a given I_{DDQ} test vector. The reading was made only once, thus, the value obtained is a single sample. As can be seen, in spite of the reduced sample size, the correlation between I_{DDQ} and F_{ringo} is clearly visible. However, the dependence appears as linear and not exponential, because of the tight process window and the reduced statistical significance of the sample.

B. Voltage Drop in the Switch

When the DSP is excited with stuck-at vectors, the switch is closed and the effective DSP supply voltage suffers a small reduction. This fact can be seen in the waveforms shown in Fig. 6. This figure shows the reduction in the DSP's $V_{\rm DD}$ voltage during the first loading of the DSP's scan chains (the small dip in the waveform labeled **scanin**). This drop is just before the first $I_{\rm DDQ}$ measurement is done (first DSP vector). Notice how the voltage drop has a trapezoidal shape. This is because the scan chain is progressively loaded with more and more data, thus activating more and more parts inside the DSP. As a consequence, the DSP has progressively more switching activity and the drop voltage increases. The sudden variation in the voltage drop at the




Fig. 5. Correlation of leakage and circuit speed. (a) Leakage and speed correlation of test chips. (b) Leakage and test correlation with emulated background current.

(b)

beginning and at the end of the scan activity is due to the DSP's clock. The perturbation of the vvdd voltage needs to be taken into account during $\Delta I_{\rm DDQ}$ testing because this voltage takes some time to reach its quiescent state after the scan activity is stopped. After that the DSP scan stops, a time pause is enforced before opening the switch to begin the $\Delta I_{\rm DDQ}$ measurement. In this case, the vvdd voltage is stable and no measurement errors are produced.

C. Detecting Defects With the $\Delta I_{\rm DDQ}$ Sensor

Unfortunately, we did not detect any real defects in any of the 24 IC samples. Thus, it was impossible to test the sensor correctness in the presence of a real defect. Furthermore, the samples come from a lot with very low I_{DDQ} as is demonstrated by the measurements. Thus, to check the proper sensor behavior, we artificially introduced "defects" in the ICs. The strategy was to use a DSP output pin (tq1) that was at 0 or at 1 in different vectors, and to connect a resistor $R_{\rm DEF}$ between tq1 and the vvdd node, thus emulating the presence of a defect. Each time tq1 was at 0, there was a small extra current added to I_{DDO} . If tq1 was at 1, a small extra current was subtracted to I_{DDQ} . In this way, by changing R_{DEF}, we emulate the presence of a defect drawing different values of $I_{\rm DDQ}$. We introduced an extra $I_{\rm DDO}$ current of about 0.8 μA with $R_{\rm DEF} = 1974 \, \mathrm{k}\Omega$ and then measured the threshold of detection of this "defect." The successive $\Delta I_{\rm DDQ}$ test detects four fails [see Fig. 7(a)]. Fig. 7(b) shows a max-min $\Delta I_{\rm DDQ}$ test that detects a defect in the ninth DSP vector.

To evaluate false detects, we measured the noise threshold plus the variations on $I_{\rm DDQ}$ vector to vector. The procedure is as follows. We know that the minimum defect current that can be detected is around $0.8~\mu\rm A$, and that exactly four detects are





Fig. 6. Voltage at virtual node.






Fig. 7. Fault detection with the $\Delta I_{\rm DDQ}$ monitor. (a) Successive algorithm. (b) Max-min algorithm.

flagged by the $\Delta I_{\rm DDQ}$ successive test. Then, to measure the noise threshold we lower the threshold stored in register AUX




Fig. 8. Evaluation of the monitor's sensitivity to false detects.

chip #3, #fails vs. threshold, 100 trials




Fig. 9. $I_{\rm DDQ}$ variations vector to vector plus noise measurements of both algorithms.

until we have more than four detects. Likewise, we raise the contents of register AUX until we have less than four detects. These are the lower and upper bounds of false detects. Fig. 8 shows the combined results. One can see that there is a wide margin between the erroneous and correct detection of the defect for all chips. Notice the logarithmic scale in the y axis.

D. Noise Measurements

An important issue is the measurement of noise. As node vvdd remains "floating" while it is disconnected from the power supply during a $\Delta I_{\rm DDQ}$ measurement, the node is susceptible to collecting noise from the environment. To estimate the measurement noise, we proceeded as follows. Take a defect-free chip (all chips were defect free; we randomly selected chip #3), then define a $\Delta I_{\rm DDQ}$ threshold (max-min and successive) and execute the test 100 times. Count the number of times the passnfail signal is activated, increase the threshold, and repeat. Results are shown in Fig. 9. For low $\Delta I_{\rm DDQ}$ thresholds, every test failed due to 1) $I_{\rm DDQ}$ variations vector to vector, and 2) measurement noise. By increasing the threshold, the number of fails decreased until reaching zero. Notice the differences between max-min and successive techniques in the decreasing number of fails.

V. CONCLUSION

Defect-free digital ICs of actual and future technologies have an increase in both the absolute value and the variability of their quiescent current. Thus, the extra $I_{\rm DDQ}$ current due to a defect is a small percentage of the total current. As a consequence, the single PASS/FAIL current threshold approach to distinguish defective circuits is not feasible. Several solutions have been proposed to reduce the absolute value and variability of the $I_{\rm DDQ}$ current, thus lengthening the usefulness of the $I_{\rm DDQ}$ testing. All of them propose complex computations to distinguish defective circuits. To be useful and practical, sensors for current testing have to implement one or more of the previous solutions. Off-chip sensors can be more accurate than the on-chip ones, however, they are inherently slower. Since the test speed is an important issue, an on-chip solution is more appropriate.

We presented a built-in current sensor in a 0.18- μ m CMOS technology that correlates speed and $I_{\rm DDQ}$ for self calibration due to process variations. The sensor implements two $\Delta I_{\rm DDQ}$ test algorithms, has a maximum speed of 2.5 Mvectors/s at maximum $I_{\rm DDQ}=1$ mA, and a resolution of 1 μ A/1% of full scale (maximum 1 mA). The sensor is robust, fast, and presents a plausible solution for a built-in current sensor in present and future technologies.

ACKNOWLEDGMENT

The authors would like to thank Dr. Kruseman and Dr. Pelgrom for fruitful discussions.

REFERENCES

- [1] W. Levi, "CMOS is most testable," in *Proc. Int. Test Conf.*, 1981, pp. 217–220.
- [2] T. Miyake, T. Yamashita, N. Asari, H. Sekisaka, T. Sakai, K. Matsuura, A. Wakahara, H. Takahashi, T. Hiyama, K. Miyamoto, and K. Mori, "Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS," in *Proc. IEEE Custom Integrated Circuits Conf.*, 2001, pp. 275–278.
- [3] A. Ferré, E. Isern, J. Rius, R. Rodríguez, and J. Figueras, "IDDQ testing: state of the art and future trends," *Integration, The VLSI J.*, no. 26, pp. 167–196, 1998.
- [4] M. Keating and D. Meyer, "A new approach to dynamic IDD testing," in *Proc. Int. Test Conf.*, 1987, pp. 316–321.
- [5] A. Rubio, E. Janssens, H. Cassier, J. Figueras, D. Mateo, P. de Pauw, and J. Segura, "A built-in quiescent current monitor for CMOS VLSI circuits," in *Proc. Eur. Design and Test Conf.*, 1995, pp. 581–585.
- [6] K. M. Wallquist, "Achieving IDDQ/ISSQ production testing with QuiC-Mon," *IEEE Design Test Comput.*, pp. 62–69, Fall 1995.
- [7] E. Bohl, T.Th. Lindenkreuz, and M. Meerwen, "On-chip IDDQ testing in the AE11 fail-stop controller," *IEEE Design Test Comput.*, pp. 57–65, Oct.—Dec. 1998.
- [8] A. Keshavarzi, K. Roy, and C. F. Hawkins, "Intrinsic leakage in low power deep submicron CMOS ICs," in *Proc. Int. Test Conf.*, 1997, pp. 146–155.
- [9] A. Ferre and J. Figueras, "IDDQ characterization in submicron CMOS," in *Proc. Int. Test Conf.*, 1997, pp. 136–145.
- [10] A. Keshavarzi, K. Roy, M. Sachdev, C. F. Hawkins, K. Soumyanath, and V. De, "Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ," in *Proc. Int. Test Conf.*, 2000, pp. 1051–1059.
- [11] B. Kruseman, R. van Veen, and K. van Kaam, "The future of delta-IDDQ testing," in *Proc. Int. Test Conf.*, 2001, pp. 101–110.
- [12] S. Jandhyala, H. Balachandran, and A. P. Jayasumana, "Clustering based techniques for IDDQ testing," in *Proc. Int. Test Conf.*, 1999, pp. 730–737.
- [13] W. Daasch, K. Cota, J. McNames, and R. Madge, "Neighbor selection for variance reduction in IDDQ and other parametric data," in *Proc. Int. Test Conf.*, 2001, pp. 92–100.

- [14] A. Germida and J. F. Plusquellic, "Detection of CMOS defects under variable processing conditions," in *Proc. 18th VLSI Test Symp.*, 2000, pp. 195–201.
- [15] P. Maxwell, P. O'Neill, R. Aitken, R. Dudley, N. Jaarsma, M. Quach, and D. Wiseman, "Current ratios: a self-scaling technique for production IDDQ testing," in *Proc. Int. Test Conf.*, 1999, pp. 738–746.
- [16] C. Thibeault, "A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures," in *Proc. 15th VLSI Test Symp.*, 1997, pp. 80–85.
- [17] —, "Improving delta-IDDQ-based test methods," in *Proc. Int. Test Conf.*, 2000, pp. 207–216.
- [18] G. H. Johnson and J. B. Wilstrup, "A general purpose ATE based IDDQ measurement circuit," in *Proc. Int. Test Conf.*, 1995, pp. 97–105.
- [19] "A high speed IDDQ monitor circuit," Int. Patent WO 96/05 553, Aug. 1995.
- [20] Q-Star Test [Online]. Available: http://www.qstar.be
- [21] S. Dragic and M. Margala, "A 1.2 V built-in architecture for high frequency on-line IDDQ/delta IDDQ test," in *Proc. IEEE Computer Society Annu. Symp. VLSI* 2002, pp. 148–153.
- [22] P. Lee, A. Chen, and D. Mathew, "A speed-dependent approach for delta IDDQ implementation," in *Proc. 2001 IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems*, pp. 280–286.
- [23] A. C. Miller, "IDDQ testing in deep submicron integrated circuits," in Proc. Int. Test Conf., Oct. 1999, pp. 724–729.
- [24] Semiconductor Industries Association, Int. Technology Roadmap for Semiconductors, 1999.



Josep Rius Vázquez received the M.S. and Ph.D. degrees in electrical engineering from Universitat Politècnica de Catalunya (UPC), Barcelona, Spain.

He is an Associate Professor in the Electronic Engineering Department of UPC, on leave as a Visiting Research Scientist with the Test Group at Philips Research Laboratories, Eindhoven, The Netherlands. His research interests include VLSI design, testing, and power estimation.



José Pineda de Gyvez (M'90) received the Ph.D. degree from the Eindhoven University of Technology, Eindhoven, The Netherlands, in 1991.

From 1991 to 1999, he was a Faculty Member in the Department of Electrical Engineering, Texas A&M University, College Station. Since 1999, he has been a Principal Scientist with Philips Research Laboratories, The Netherlands. He is a co-editor of Integrated Circuit Manufacturability: The Art of Process and Design Integration (New York: Wiley/IEEE Press, 1998). His research interests

are in the general areas of design for manufacturability and analog signal processing.

Dr. Pineda has been an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART I and an Associate Editor for Technology of the IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING.