Cache Replacement Policies for Multicore Processors

Avinatan Hassidim MIT, Cambridge, MA 02139, USA avinatanh@gmail.com

Abstract: Almost all of the modern computers use multiple cores, and the number of cores is expected to increase as hardware prices go down, and Moore's law fails to hold. Most of the theoretical algorithmic work so far has focused on the setting where multiple cores are performing the same task. Indeed, one is tempted to assume that when the cores are independent then the current design performs well.

This work infirms this assumption by showing that even when the cores run completely independent tasks, there exist dependencies arising from running on the same chip, and using the same cache. These dependencies cause the standard caching algorithms to underperform. To address the new challenge, we revisit some aspects of the classical caching design.

More specifically, we focus on the page replacement policy of the first cache shared between all the cores (usually the L2 cache). We make the simplifying assumption that since the cores are running independent tasks, they are accessing disjoint memory locations (in particular this means that maintaining coherency is not an issue). We show, that even under this simplifying assumption, the multicore case is fundamentally different then the single core case. In particular

1. LRU performs poorly, even with resource augmentation.

2. The offline version of the caching problem is NP complete.

Any attempt to design an efficient cache for a multicore machine in which the cores may access the same memory has to perform well also in this simpler setting. We provide some intuition to what an efficient solution could look like, by

- 1. Partly characterizing the offline solution, showing that it is determined by the part of the cache which is devoted to each core at every timestep.
- 2. Presenting a PTAS for the offline problem, for some range of the parameters.

In the recent years, multicore caching was the subject of extensive experimental research. The conclusions of some of these works are that LRU is inefficient in practice. The heuristics which they propose to replace it are based on dividing the cache between cores, and handling each part independently. Our work can be seen as a theoretical explanation to the results of these experiments.

Keywords: Multicore architecture, caching, online algorithms

1 Introduction

Almost all of today's computers use multiple cores, and the number of cores is expected to increase as hardware prices go down [4]. Yet, it is not clear what are the important aspects of this change, and how to design the rest of the computer, hardware and software alike, to incorporate it. In the theory community, there have been several recent works on the subject, as well as a dedicated workshop [20]. There are several ways to model this setting, such as the PRAM model [10], and the Bridging model [21] (see [13] for a survey on the need for a good model and the challenges in finding one). However, all these models focus on the limit where many cores are working together on the same data (e.g. sorting a large array [6]). An implicit assumption in almost all the previous theoretical work is that if the cores are running completely independent tasks, or if they are running algorithms which are inherently parallel (such as brute force search in a large space), then there is not much that needs to be done, and the situation is similar to the single core setting. Our goal in this work is to revisit this assumption.

1) Replacement Policy for a Single Core.

In the single core case, the processor presents the cache with a series of requests for memory locations, where each request appears after the last one has been served. The time to serve each request depends on whether the memory location is in the cache (a cache hit occurs) or not (and then a miss occurs and the location is *fetched* from the main memory). If the cache is full, the new memory location enters the cache, and another memory location gets *evicted*. The exact miss time is not important, and we measure algorithms by

the number of misses they perform on a given series of requests. In this case, [2] showed that the optimal (offline) algorithm to choose which location to evict is FURTHEST IN THE FUTURE (FITF), which evicts the memory location which will be used in the latest possible time.

The more interesting question is the online version of the problem, in which the algorithm sees the next request only after serving the last one. In this case, the common measure for the performance of an algorithm is its *competitive ratio*, or the number of misses it makes divided by the number an optimal offline algorithm would make, on the worst case sequence. For the caching problem, attaining a good ratio is impossible, as all deterministic caching strategies have a competitive ratio which is at least k, the size of the cache. In the same time, we know that in practice very simple strategies give good results. In their seminal paper on caching, Sleator and Tarjan elucidated this disparity, by introducing resource augmentation, which compares the online algorithm using a cache of size k to an offline algorithm which uses a smaller cache [19]. Let LEAST RECENTLY USED (LRU) be the policy which evicts the page for which his last use was the earliest in time. [19] proved that when LRU uses a cache which is a constant factor bigger than the offline algorithm, its competitive ratio is constant.

Not only does LRU have nice theoretical features, it also works well in practice. Although it is a little complicated to exactly keep track of the exact time in which every memory location in the cache was used, heuristics which approximate LRU's behavior are used in most of the standard caches.

2) Our Results

The main goal of this work is to show that even when cores are run "independent" applications, there are still interesting theoretical problems which arise. We give an example for one such problem: designing a cache replacement policy. We do so by presenting a model for the multicore cache, and by showing that even when different cores access a disjoint set of memory locations the current cache replacement policy does not perform well. The main negative result is

Theorem 3.1 (informal) For any $\alpha > 1$, the competitive ratio of LRU is $\Omega(\tau/\alpha)$ when the offline algorithm gets a cache of size k/α , and τ is equal to the miss time divided by the hit time.

Moreover, we prove that the offline problem is NP complete.

On the positive side, we illustrate that a weak form of FITF does hold:

Theorem 4.1 (informal) Given that an offline sched-

uler evicts a memory location which belongs to a specific core, it should evict the memory location which is used furthest in the future.

Our two theorems essentially say that given the amount of cache which is dedicated to each core, it is easy to decide which location to evict; in contrast the main challenge is to divide the cache between the cores. We use this result to design a Polynomial Time Approximation Scheme (PTAS), when the number of cores and the ratio between miss time and hit time are constant.

The result about the inefficiency of LRU can be seen as a theoretical explanation to practical experiments, which show that caching is problematic in multicore machines. A more interesting connection to practical work comes from the heuristics which are being studied today [8, 18]. These heuristics are phrased in terms of allocating cache to each core, while in its own allocated share the core performs LRU. This fits well with Theorem 4.1, as LRU is a pretty good approximation of FITF (in theory and in practice), and we know that after allocating a part of the cache to each core then FITF is optimal.

3) Related work

There are several recent results on the design of caches for multicore machines, e.g. [12, 14]. These results propose quite radical designs, and show that they have some desirable properties, such as maintaining coherency, but make no attempt to give a competitive analysis of the runtime.

There is a large body of work on sharing a cache, although in very different models. [3] consider the case of sharing a cache among threads, which can be scheduled to perform different parts of the computation. A different approach was taken by [1], which considers a case in which there are n processes sharing a cache, but if one process makes a miss all the processes stop issuing requests until this process gets served. This assumption is not realistic in our case, but simplifies greatly the design of the algorithms.

A more practical approach was taken by [5], who proposed dynamic OS partitioning of the L2 cache between cores. This was continued in the work of [15], who wrote a simulation to evaluate different strategies to partition the caches between two duo-core processors. Other examples for papers which evaluate different sharing policies are [18] (who use Bloom filters) and [8]. The underlying assumption in these works is that the cache should be partitioned between cores, and each core should manage its own cache.

2 Preliminaries

To state the problem of multicore caching, we introduce some notation. Let $\{1, \ldots, n\}$ denote the cores, and let k be an upper bound on the size of the cache. The input to the caching problem is n lists of requests to memory locations, where we let $r_1^c, \ldots r_{m_c}^c$ denote the requests made by core c. We say that two requests are equal if they ask for the same memory location, and also allow empty requests, $r_j^c = \bot$. This type of request means that the core is using its L1 cache, or performing some computation which doesn't require memory access. Let X_c denote the set of memory locations that core c requests. We have $|X_c| \leq m_c$, and $X_c \cap X_d = \emptyset$ for $c \neq d$.

We say that the *n* lists of requests can be satisfied in time *T*, if there exist sets S_1, \ldots, S_T (which describe the content of the cache at each time step), and functions f_1, \ldots, f_n (which describe when each core gets served), such that

- 1. Size constraint: For every time $1 \le t \le T$, $|S_t| \le k$.
- 2. Requests served in order: $f_c : \{1, \ldots, m_c\} \mapsto \{1, \ldots, T\}$ is strictly monotone.
- 3. Requests are served: If r_i^c requests item $x^c \in X_c$ then $x^c \in S_{f_c(i)}$.
- 4. The cache contains memory locations, or is *fetch-ing* memory locations: For every t, we have

$$S_t \subset \bigcup_c (X_c \cup \tilde{X}_c)$$

where $\tilde{X}_c = \{\tilde{x}^c : x^c \in X_c\}$ is a set of formal variables which mean that the cache is currently copying the memory location x^c into some cache cell. We say that x_i^c is *evicted* at time t, if $x_i^c \in$ S_{t-1} but $x_i^c \notin S_t$. We say that x_i^c is *fetched* at time t, if $x_i^c, \tilde{x}_i^c \notin S_{t-1}$ and $\tilde{x}_i^c \in S_t$.

- 5. Fetching takes time τ : If $x^c \in S_t$ and $x^c \notin S_{t-1}$, then for every $t - \tau \leq j < t$, we have $\tilde{x}^c \in S_j$.
- 6. No prefetching: For every t, if $\tilde{x}^c \in S_t$ then there exists a request r_i^c for the location x^c such that $f_c(i) \leq t$, and $f_c(i+1) > t$

Some of the design choices, e.g. no prefetching, are necessary for the model to have meaning, and are completely standard, while others require explanation. One such convention is to enable the cache to fetch multiple memory locations at the same time, if they are requested by different cores. Any system which does not satisfy this assignment will have a serious bottleneck as the number of cores grow. Practical designs usually allow a bus which is wide and can pass multiple memory locations¹. Most of our results carry over to the setting where the bus has some width limitations, but this changes the proofs and complicates the presentation.

An important property of the model, is that if one core makes a request which is a miss, this specific core does not issue any more requests until it gets served, but the rest of the cores continue independently. This means that the interleaving of requests that the algorithms sees in the late stages depends on its actions in the earlier stages. Larger values of τ can cause larger deviations in the request sequences. Due to this dependency we focus on the Makespan, and not on the number of misses; most of the results would hold also when counting the number of misses.

A technical convention that we use is that first the contents of a cache cell is evicted, and τ time units later the cell gets the new data from the memory; in the meantime the cell can not be used. This is not important to the results of the paper, and indeed doesn't change the model by much as long as $k \gg n$.

2.1 Real World Parameters

Having presented the model, it is important to see that it captures some aspect of reality. To do so, we present common values of the parameters, as well as the current trends. Modern computers usually have 2 or 4 cores, and this number is expected to grow [4]. For example, the new Nehalem architecture presented by Intel can work with 2,4,6 or 8 cores [22]. Each core has its own private cache, and all the cores share some high level cache². The time to fetch a memory location grows, as it is fetched from more distant caches. For example, in the Intel Pentium M it takes about 3 cycles to fetch from the level 1 cache, 14 cycles to fetch from L_{2} , and 240 cycles to fetch from the main memory [7]. When considering the L^2 cache replacement policy, this means that the ratio between hit time and miss time is $\tau = 240/14 \approx 17$. This ratio is not expected to change much, as technological improvements affect all layers of the cache.

Finally, the parameter k is not the size of the cache, but rather its *associativity*. When a core needs to read a certain memory location, it is usually inefficient to search the entire cache and check if it is there. Thus, the cache is partitioned into sets, such that each memory location can be stored in a single set (usually de-

¹The analogy between the model and the real world is tricky

here, as real caches operate with cache lines, which span multiple locations. A bus can be more wide than a memory location, and less wide than a cache line. In this case, the design is based on spacial locality of the memory which the processor uses.

²Usually either each core has its own L1 cache, and they all share an L2 cache, or both the L1, L2 are private, and there is a shared L3 cache, as in the Nehalem. As long as there are private caches and public caches, the hierarchy does not effect our model and results.

termined according to the memory address). The size of this set is called the associativity of the cache. If this set has size 1, we the cache implements direct mapping: if the entire cache is such a set, the cache is fully associative; and in any other case the cache is set associative. Most of the caches are set associative (the TLB cache is sometimes fully associative - but it is very small), where the size of the set grows as we get to higher caches. A typical set size for an L2 cache is 24 [7] or 32 [22]. Even for this set-size, the heuristic used in practice is often an approximate LRU, as it is hard to keep track of all the uses. Experimental research about multicore caching shows that increasing the associativity improves the runtime for multicore machines. This requires more sophisticated replacement policies, which would be efficient and easy to implement [18].

3 Lower Bounds

3.1 Inefficiency of LRU

Sleator and Tarjan introduced resource augmentation in the design of online algorithms, as a way to explain the poor worst case behavior of online algorithms, as opposed to their success in practical scenarios. In caching, this amounts to comparing an online algorithm which has a cache of size k, with an offline algorithm which has a cache of size h for h < k. Indeed, [19] show that FIRST-IN-FIRST-OUT, or FIFO for short, the strategy which evicts the item which first entered the cache³, has a competitive ratio of k/(k-h+1). This means that for any k cache misses made by FIFO, any algorithm which has a cache of size h must make at least (k-h+1) misses. In particular, if the online cache is a constant factor better, we get constant competitive ratio. Unfortunately, when there are multiple cores, the scenario changes, as the following theorem shows

Theorem 3.1. For any $\alpha > 1$, the competitive ratio of LRU (or FIFO) is $O(\tau/\alpha)$ when $h = k/\alpha$. In particular, if we give LRU a constant factor resource augmentation, the ratio is $O(\tau)$. There is a setting with this ratio with just $\lceil \alpha \rceil + 1$ cores.

Proof. Let $n = \lceil \alpha \rceil + 1$. Consider the following sequence of requests for core c

$$x_1^c, x_2^c, \dots, x_h^c, \dots, x_1^c, x_2^c, \dots, x_h^c$$

where the request sequence $x_1^c, x_2^c, \dots x_h^c$ appears $1 + \tau$ times.

The offline algorithm can first serve only the first core, then proceed to the second core, etc. Serving the first h requests of each core takes time $\tau \cdot h$ (as they are all misses). The next τh requests also take time τh , as they are all hits. The total runtime of this solution is $2\tau nh = O(\tau h\alpha)$.

The online algorithm tries to serve all cores together. Similarly to the offline, it misses all the requests in the first cycle. However, for each core c, when the request for x_1^c appears in the second time, x_1^c is no longer in the cache - it was evicted to serve request $k/(\lceil \alpha \lceil +1) < h$. A similar analysis shows that every request is a miss. As the online solution fetches n pages at the same time, it has a total runtime of $\tau \cdot (\tau + 1)h = O(\tau^2 h)$, as required. Note that FIFO and LRU are identical for this example.

Note that a competitive ratio of τ can be achieved by not using the cache at all (in the classical setting when we count misses for the single core case we implicitly assume that τ is unbounded). Note also that when the number of cores is $\delta \cdot \alpha$ for $\delta < 1$, the competitive ratio is at most $1/(1-\delta)$, by just giving each core $k/(\delta \cdot \alpha)$ cache space (which is more than the offline algorithm can distribute between all the cores it needs to serve). Weaker results hold for other common heuristics, including randomized ones, e.g. MARK [9]. The bad example is similar to the one presented here.

3.2 NP Completeness of the Offline Problem

In this subsection we show that computing the optimal offline schedule is NP complete, using a reduction from 3-Partition. An instance of 3-Partition consists of *n* numbers y_1, \ldots, y_n . Letting $B = \frac{3}{n} \sum_i y_i$, it is NPC to decide if it is possible to partition them into sets $T_1, \ldots T_{n/3}$ such that $|T_j| = 3$ and $\sum_{y_i \in T_j} y_i = B$ for all *j*. The problem is NP hard in the strong sense (i.e. it is NP complete even when the inputs are given in unary representation [11]), and we can assume without loss of generality that $B/2 \ge y_i \ge B/4$. Given an instance to 3-Partition, we generate the following caching problem:

- 1. There are n processors.
- 2. The cache has size k = n/3
- 3. The miss time τ can be any constant
- 4. The goal is to see if it is possible to schedule all cores in time $T = B + 3\tau 3$

Core c only requests one page x_1^c , and it requires is y_c times. Formally, the requests of core c are

 $x_1^c, x_1^c, \ldots, x_1^c$

 $^{^{3}\}mathrm{The}$ worst case guarantees of LRU can only be worse than those of FIFO. In this case, they are the same.

and there are y_c such requests, that is $r_1^c = r_2^c = \ldots =$

 $r_{y_c}^c$. We sketch a proof for the reduction. It is easy to uses a cache line for time τ , for a total time of τn . If it is possible to finish satisfying the requests until time T, every cell of the cache has to be busy at each time step t (either there is a hit to it or it is used to fetch something from the memory). Also, each cell is used to serve exactly three different cores. The cores who use the i'th cell in the cache constitute the set T_i . In a similar manner, a solution to the 3-Partition admits a solution to the caching instance.

Properties of the Offline Solution 4

In the case of one core, the optimal solution is FURTHEST-IN-THE-FUTURE, or FITF. Upon a request, FITF scans the cache, and attaches each memory location inside the cache the time in which it will be needed again (or infinity if it will not be needed again). It then evicts the location for which this time is maximal [2]. A similar theorem holds in the multicore setting:

Theorem 4.1. Let S be a solution to the caching problem, and suppose that at time t, S evicts x_i^c . Then there exists another solution \tilde{S} which is identical to S until time t, but at time t, \tilde{S} evicts the page in $S_t \cap X_c$ for which the next usage time is maximal. The cost of \tilde{S} is at most that of S.

In particular, there is an optimal solution which at each step evicts a page which is used furthest in the future for some core.

The proof of this theorem is somewhat tedious, and is deferred to the full version. This is in contrast to the single core case, where the proof of this greedy scheme is very simple. To demonstrate the difference between the single core and the multicore case, we consider a generalization of caching called weighted caching [16]. In this generalization, each memory location x_i is associated with a cost $q(x_i)$, which describes how much time it takes to fetch it from the memory⁴. For a single core, a generalization of FITF is optimal: if an optimal solution evicts a memory location x with cost q(x), the memory location evicted will be the one which is used in the furthest future, out of all the memory location with this $cost^5$. This property is no longer true for the multicore case, as the following lemma shows

Lemma 4.2. FITF is not an optimal strategy, when different pages used by the same core have a different fetching cost.

Proof. We present an example with n = 2, and k = 5. For ease of notation, in the proof of this lemma we denote

$$X_1 = \{X, Y, \alpha, \beta, \gamma\},$$
 $X_2 = \{a, b, c, s\}$

The cost of fetching $a, b, c, s, \alpha, \beta, \gamma$ is $\tau > 18$, and the cost of fetching X, Y is $T > 20\tau + 18$. To simplify notation, when a core asks for the empty page \perp for r times in a row we denote this by r_{\perp} . The sequences of requests are

$$\begin{split} X, Y, 4\tau_{\perp}, X, \alpha, \beta, \gamma, \alpha, \beta, \gamma, \alpha, \beta, \gamma, \\ 10\tau_{bot}, \alpha, \beta, \gamma, \alpha, \beta, \gamma, \alpha, \beta, \gamma, Y \end{split}$$

$$\begin{aligned} a, b, c, 2T_{\perp}, s, 6\tau_{\perp}, a, b, c, a, b, c, a, b, c, \\ 10\tau_{bot}, a, b, c, a, b, c, a, b, c, (T - 3\tau - 2)_{bot} \end{aligned}$$

It is possible to satisfy all requests in time $3T + 17\tau +$ 16, where both cores finish at the same time. However, this requires that the second core misses at most 4 times (which is also the minimum number of times it has to miss). To see that this makespan is possible, note that the first replacement choice is made at time $2T + 3\tau$, when s is requested by the second core. At that point, the cache contains elements $\{X, Y, a, b, c\}$, and the the optimal algorithm evicts X from the cache. Given this eviction, the rest of the replacement policy becomes very simple. Upon seeing a request for X, the optimal algorithm evicts s at time $2T + 4\tau$. Finally, by the time X is fetched from the main memory, the second core no longer requires the cache (it is in the last stage of requesting the dummy page $T - 3\tau - 2$ times), and therefore a, b, c can be evicted to make room for α, β, γ .

The total time it takes the first core is

$$2T + 4\tau + T + 3\tau + 6 + 10\tau + 9 + 1$$

= 3T + 17\tau + 16

The total time it takes the second core is

$$\begin{aligned} \tau + 2T + \tau + 6\tau + 9 + 10\tau + 9 + (T - 3\tau - 2) \\ &= 3T + 17\tau + 16 \end{aligned}$$

⁴This model of caching is especially relevant for web browsing [17, 23]. In a multicore scenario, it can be used if different parts of the high level cache is located at different place on the chip, and thus the fetching time is not uniform.

⁵In fact, sometimes a better model is to assume that each memory location has a different fetching cost, and also takes a

different amount of cache space. The appropriate generalization of FITF performs well.

Giving a makespan of $3T + 17\tau + 16$ as required.

Consider now solution which makes the FITF decision in time $2T + 3\tau$ upon seeing the request for s. If it evicts a, b or c, the second core will later suffer an extra miss, and satisfying its request will take too long.

If it evicts Y, then it will hit on X. In this case, the requests for the α, β, γ triplets and the requests for the a, b, c triplets will be interleaved, and the makespan will grow.

Note that Theorem 4.1 gives the strong guarantee, that given that we are evicting a memory location which belongs to a specific core, we are evicting the one which is furthest in the future. Thus, to contradict it, we didn't need to consider the case in which the schedule evicts a, b, c, - it's enough to show that evicting X is strictly better than evicting Y.

Lemma 4.2 shows a complicated scenario, where FITF is not optimal. However, the proof of Theorem 4.1 has to explicitly use the fact that the fetching time of memory locations which belong to the same core is uniform. We note that if each core has a fixed cost for all its possible memory locations, Theorem 4.1 still holds (even if each core has a different fetching cost which is uniform across its pages).

5 The Approximation Algorithm

In this section we present a polynomial time approximation scheme (PTAS), when n, τ are constant. According to theorem 4.1, once the algorithm knows which core should evict a memory location, the decision which location to evict is obvious. Equivalently, each core is facing a cache of varying size, and the algorithm has to decide how much cache to allocate each core at every time step. When considering the algorithms, we will adhere to the latter, and show how much cache each core gets.

We begin by presenting an algorithm when the number of requests each core makes is small. We then extend it to lists of requests of arbitrary length by flushing the cache every once in a while (thus eliminating long term dependencies).

5.1 Short Sequences of Instructions

In this subsection we assume that each core only asks for a small number of locations, and give a PTAS for this case. It is formalized in the next lemma:

Lemma 5.1. Assume that for some $\alpha > 0$, $k\alpha > m_c$ for all c. If the makespan of the optimal solution is T_k , then for any $\epsilon > 0$, upon input T_k , ϵ , Algorithm 1 finds a solution with makespan $(1+\epsilon)T$. The runtime of the algorithm is exponential in τ , α , n, $1/\epsilon$. Proof. Let Opt_k denote the optimal solution for a cache of size k, which ends in time T_k . Let $Opt_{k(1-\epsilon/n\tau)}$ be the optimal solution for a cache of size $k(1-\epsilon/n\tau)$, with makespan $T_{k(1-\epsilon/n\tau)}$. To upper bound $T_{k(1-\epsilon/n\tau)}$ in terms of T_k , consider the number of times each cell in the original cache was accessed in Opt_k . Since there are at most nT_k operations, the average cell was accessed at most nT_k/k times. However, if a cell was accessed r times, we can remove it from the cache, by increasing the makespan by at most τr . Removing the cells which were least accessed, gives that

$$T_{k(1-\epsilon/n\tau)} < (1+\epsilon)T_k$$

Let $g_c(t)$ denote the amount of cache that $Opt_{k(1-\epsilon/n\tau)}$ gives core c at time t. It is enough to show that the solution produced by Algorithm 5.1 gives each core c at least $g_c(t)$ cache space at each time step t. As a core can only get one new memory location loaded to its part of the cache every τ time steps, we have that for every time t

$$g_c(t) + 1 \ge g_c(t+\tau)$$

As $\sum_{c} g_c(t) = k(1 - \epsilon/n\tau)$, we also have that g can not decrease too fast, and in particular

$$g_c(t) - n \le g_c(t+\tau)$$

So g is Lipschitz, with constant n/τ . Let

$$\beta_i^c = \max_{i \cdot r \le t < (i+1)r} g_c(t)$$

d earlier]

where $r = \epsilon k/n^3$ and *i* is at most to T_k/r . Letting $h_c(t) = \beta_{t/r}^c$, we have $h_c(t) \ge g_c(t)$. Therefore, $\beta_i^c \in L_c$, when we run Algorithm 1, with input T_k, ϵ . Moreover, for every *i*

$$\sum_{c=1}^{n} \beta_{i}^{c} \leq \sum_{c=1}^{n} \left(g_{c}(i \cdot r) + \frac{rn}{\tau} \right)$$
$$= \frac{n^{2}r}{\tau} + \sum_{c=1}^{n} g_{c}(i \cdot r)$$
$$= \frac{\epsilon k}{n\tau} + \sum_{c=1}^{n} g_{c}(i \cdot r)$$
$$\leq \frac{\epsilon k}{n\tau} + k(1 - \frac{\epsilon n}{\tau}) = k$$

And thus the solution $(\beta 1_1, \ldots, \beta_m^1), \ldots, (\beta n_1, \ldots, \beta_m^n)$ survives the consistency check, and some solution is returned.

Analysis of the runtime can be done by following each step. It is deferred to the final version. We note that it is not necessary to be precise about the amount of cache given to each core. For example, one can use $O(1/\epsilon)$ different values for β_i^c , instead of k values. Moreover, it is possible to find different approximate solutions. These improvements lead to a better dependency in the parameters, but this is not important for the main algorithm.

5.2 Long Sequences of Requests

After analyzing SHORT, we can use it as a subroutine to handle long sequences of requests, presenting a PTAS for constant n and τ . The approximation is done via dynamic programming. Let B be a matrix, of dimensions $m_1 \times m_2 \ldots \times m_n$. We set $B[i_1, \ldots, i_n]$ to be the minimum over $p_1, \ldots, p_n < 2\tau k/\epsilon$ of

$$[i_1 - p_1, \dots, i_n - p_n] + \tau k + COST \left(r^1 [i_1 - p_1 : p_1], \dots r^n [i_n - p_n : p_n] \right)$$

where $r^{c}[i_{c} - p_{c} : p_{c}]$ is a shorthand for $r^{c}_{i_{c} - p_{c}}, \ldots, r^{c}_{i_{c}}$, and $COST\left(r^{1}[i_{1} - p_{1} : p_{1}], \ldots, r^{n}[i_{n} - p_{n} : p_{n}]\right)$ is a $(1+\epsilon/2)$ approximation to the optimal solution for the requests $\left(r^{1}[i_{1} - p_{1} : p_{1}], \ldots, r^{n}[i_{n} - p_{n} : p_{n}]\right)$, which is obtained using SHORT. Finally, the output is $B[m_{1}, \ldots, m_{n}]$.

Theorem 5.2. The dynamic programming procedure returns a $1 + \epsilon$ approximation to the makespan of the requests, where the runtime is exponential in $n, \tau, 1/\epsilon$.

Proof. Let Opt be the optimal solution, with makespan T. Consider a solution \widetilde{Opt} , which flushes the cache every $2k\tau/\epsilon$ time steps⁶. We have

$$T_{\widetilde{Opt}} \le (1 + \frac{\epsilon}{2}) T_{Opt}$$

where T_{Opt} is the makespan of Opt, and $T_{\widetilde{Opt}}$ is the makespan of \widetilde{Opt} .

The solution Opt is divided into stage, where in each stage, each core performs at most $2k\tau/\epsilon$ instructions. Thus, performing these instructions together will be considered as one of the options when computing the minimum solution in the dynamic programming matrix B. As we loose a multiplicative factor of $(1 + \epsilon/2)$ when computing the COST of a short series of requests, the solution given by B satisfies

$$B[m_1, \dots m_n] \le (1 + \epsilon/2) T_{\widetilde{Opt}} \le (1 + \epsilon) T_{Opt}$$

as required.

Note that we could improve the runtime guarantee, by uploading n memory cells at the same time each time we flush the cache. Again, this leads to a small improvement in the runtime, but the dependency in n, τ is still exponential, and thus we presented the simpler analysis.

6 Conclusions and Open Questions

Both of the negative results of this work match what is already known to the experimentalists. Theorem 3.1 could have been anticipated by the experiments which show that LRU is not optimal in practice. Theorem 4.1 could have been anticipated by considering the heuristics which perform well - first a division of the cache, and then applying LRU on the part which is given core [5, 8, 15, 18]. There seems to be a difference between LRU and FITF in this context, but since they are very similar from the practical standpoint (or from the theoretical one when introducing resource augmentation), the experimental heuristic and the theorem match.

Two algorithmic questions are obvious: finding approximation algorithms for the offline problem for a wider range of parameters, and finding an online algorithm with a good competitive ratio. Interesting candidates for such an algorithm can come from the heuristics used to partition the cache today (where each core uses LRU on its part).

Even if an algorithm has a nice worst case guarantees, to be actually used it has to be efficient. Moreover, some coherency issues exist even when the cores are running different processes (for example because the operating system is shared). Thus, it is important to perform an analysis of a more realistic system where some conflicts can occur.

Finally, there are other resources besides the cache which are used by different cores: memory, bus, communication devices etc. When the cores run independent processes, one needs to partition these resources between the cores, in an efficient way. Coming up with the correct model for each such resource, and designing an allocation algorithm for it, can help in designing a better architecture for multicore machines.

Acknowledgments

I would like to thank Alex Andoni, Dror Feitelson, Jeremy Fineman, Piotr Indyk, Edya Ladan Mozes, Charles Leiserson, Nir Shavit and Bob Tarjan for many stimulating discussions. Of great importance were the technical discussions with Michel Goemans, Aleksander Madry and Jelani Nelson. I thank W. M. Keck Foundation Center for Extreme Quantum Infor-

⁶According to the exact definition in the preliminaries Optmay not be a legal solution, because it violates the technical condition used to prevent prefetching. This point can be overcome by giving a more exact (and less restrictive) definition in the preliminaries, or by a more careful definition of Opt. We keep the notation simple, and ignore this point for the rest of the presentation.

A. HASSIDIM

Input. Lists of requests, T, ε.
Initialization. Set L₁ = L₂ =, ..., L_n = Ø, set r = ^{εk}/_{n³}, and m = ^{Tn³}/_{εk} = T/r
Main Loop. For every core c

 (a) For every possible sequence (l^c₁,...l^c_m) ∈ {0,...,k}^m do:
 (b) If core c can finish in time T, when h_c(t) = l^c_{t/r}, add the sequence to L_c L_c = L_c ∪ {(l^c₁,...l^c_m)}

Dynamic Programming. Generate B according to the following rule: if exist (l¹₁,...,l¹_m) ∈ L₁,..., (l^j₁,...,l^j_m) ∈ L_j such that ∀1 ≤ d ≤ m, we have ∑^j_{i=1} lⁱ_d < k
 Set B[∑^j_{i=1} lⁱ₁,...,∑^j_{i=1} lⁱ_m, j] = 1
Output. If B[i₁,...,i_m, n] = 1 for any tuple (i₁,...,i_m): Return the solution (i₁,...,i_m)

Figure 1: SHORT: algorithm for short sequences. Input - lists of requests, T, ϵ .

mation Theory for their support. Part of this research was done while visiting Microsoft Research.

References

- R.D. Barve, E.F. Grove, and J.S. Vitter. Application-Controlled Paging for a Shared Cache. SIAM Journal on Computing, 29(4):1290–1303, 2000.
- [2] L.A. Belady. A study of replacement algorithms for virtual-storage computer. *IBM systems journal*, 5(2):78–101, 1966.
- [3] Guy E. Blelloch and Phillip B. Gibbons. Effectively sharing a cache among threads. In SPAA, pages 235– 244, 2004.
- [4] S. Borkar, P. Dubey, K. Kahn, D. Kuck, H. Mulder, S. Pawlowski, and J. Rattner. Platform 2015: Intel processor and platform evolution for the next decade. *Technology*, page 1, 2005.
- [5] S. Cho and L. Jin. Managing distributed, shared L2 caches through OS-level page allocation. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pages 455– 468. IEEE Computer Society Washington, DC, USA, 2006.
- [6] R. Dorrigiv, A. López-Ortiz, and A. Salinger. Optimal speedup on a low-degree multi-core parallel architecture (LoPRAM). In *Proceedings of the twentieth* annual symposium on Parallelism in algorithms and architectures, pages 185–187. ACM New York, NY, USA, 2008.
- [7] U. Drepper. What every programmer should know about memory, 2007.
- [8] A. Fedorova, M. Seltzer, and M.D. Smith. Cache-fair thread scheduling for multicore processors. *Division* of Engineering and Applied Sciences, Harvard University, Tech. Rep. TR-17-06, 2006.
- [9] Amos Fiat, Richard M. Karp, Michael Luby, Lyle A. McGeoch, Daniel Dominic Sleator, and Neal E. Young. Competitive paging algorithms. J. Algorithms, 12(4):685–699, 1991.
- [10] S. Fortune and J. Wyllie. Parallelism in random ac-

cess machines. In *Proceedings of the tenth annual ACM symposium on Theory of computing*, pages 114–118. ACM New York, NY, USA, 1978.

- [11] MR Garey and DS Johnson. "Strong" NP-Completeness Results: Motivation, Examples, and Implications. Journal of the AssocmUon for Computing Machinery, 25(3):499–508, 1978.
- [12] Z. Guz, I. Keidar, A. Kolodny, and U.C. Weiser. Utilizing shared data in chip multiprocessors with the Nahalal architecture. In *Proceedings of the twentieth* annual symposium on Parallelism in algorithms and architectures, pages 1–10. ACM New York, NY, USA, 2008.
- [13] Maurice Herlihy and Victor Luchangco. Distributed computing and the multicore revolution. SIGACT News, 39(1):62–72, 2008.
- [14] E. Ladan-Mozes and C.E. Leiserson. A consistency architecture for hierarchical shared caches. In Proc. 20th ACM Symposium on Parallelism in Algorithms and Architectures, pages 11–22, 2008.
- [15] Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In *HPCA*, pages 367–378, 2008.
- [16] M.S. Manasse, L.A. McGeoch, and D.D. Sleator. Competitive algorithms for server problems. J. Algorithms, 11(2):208–230, 1990.
- [17] Evangelos P. Markatos. Main memory caching of web documents. *Computer Networks*, 28(7-11):893–905, 1996.
- [18] K. Nikas, M. Horsnell, and J. Garside. An Adaptive Bloom Filter Cache Partitioning Scheme for Multicore Architectures. In Embedded Computer Systems: Architectures, Modeling, and Simulation, 2008. SAMOS 2008. International Conference on, pages 25–32, 2008.
- [19] Daniel D. Sleator and Robert E. Tarjan. Amortized efficiency of list update and paging rules. *Commun. ACM*, 28(2):202–208, 1985.
- [20] Vishkin U. Theory and many-cores. The first work-

CACHE REPLACEMENT POLICIES FOR MULTICORE PROCESSORS

shop on Theory and Multicore computing, adjacent to STOC 2009, 2009.

- [21] L.G. Valiant. A Bridging Model for Multi-core Computing. Springer, SPAA08 and ESA08.
- [22] Wikipedia. Intel Nehalem (microarchitecture).
- [23] S. Williams, M. Abrams, C.R. Standridge, G. Abdulla, and E.A. Fox. Removal policies in network caches for world-wide web documents. *Computer Communication Review*, 26(4):293–305, 1996.