## Purdue University Purdue e-Pubs

Birck and NCN Publications

Birck Nanotechnology Center

June 2006

## Capacitance-voltage studies on enhancementmode InGaAs metal-oxide-semiconductor fieldeffect transistor using atomic-layer-deposited AI2O3 gate dielectric

Y. Xuan Birck Nanotechnology Center and School of Electrical and Computer Engineering, Purdue University,

H. C. Lin Birck Nanotechnology Center and School of Electrical and Computer Engineering, Purdue University

P. D. Ye Birck Nanotechnology Center and School of Electrical and Computer Engineering, Purdue University, yep@purdue.edu

G. D. Wilk ASM America

Follow this and additional works at: http://docs.lib.purdue.edu/nanopub

Xuan, Y.; Lin, H. C.; Ye, P. D.; and Wilk, G. D., "Capacitance-voltage studies on enhancement-mode InGaAs metal-oxidesemiconductor field-effect transistor using atomic-layer-deposited AI2O3 gate dielectric" (2006). *Birck and NCN Publications*. Paper 31.

http://docs.lib.purdue.edu/nanopub/31

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.

## Capacitance-voltage studies on enhancement-mode InGaAs metal-oxide-semiconductor field-effect transistor using atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> gate dielectric

Y. Xuan, H. C. Lin, and P. D. Ye<sup>a)</sup>

School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907 and Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907

G. D. Wilk

ASM America, 3440 East University Drive, Phoenix, Arizona 85034

(Received 6 March 2006; accepted 13 May 2006; published online 30 June 2006)

Atomic layer deposition (ALD) Al<sub>2</sub>O<sub>3</sub> is a high-quality gate dielectric on III-V compound semiconductor with low defect density, low gate leakage, and high thermal stability. The high-quality of Al<sub>2</sub>O<sub>3</sub>/InGaAs interface surviving from high temperature annealing is verified by excellent capacitance-voltage (CV) curves showing sharp transition from depletion to accumulation with "zero" hysteresis, 1% frequency dispersion per decade at accumulation capacitance, and strong inversion at split CV measurement. An enhancement-mode n-channel InGaAs metal-oxide-semiconductor field-effect-transistor is also demonstrated by forming true inversion channel at Al<sub>2</sub>O<sub>3</sub>/InGaAs interface. © 2006 American Institute of Physics. [DOI: 10.1063/1.2217258]

Innovative device structures and gate dielectrics are needed to further drive Si complementary metal-oxidesemiconductor (CMOS) integration, functional density, speed, and power dissipation and extend CMOS front-end fabrication to and beyond the 22 nm node. One emerging strategy is to use III-V compound semiconductors as conduction channels to replace traditional Si or strained Si, while integrating these high mobility materials with novel dielectrics and heterogeneously integrating them on Si or silicon on insulator (SOI). For more than four decades, the research community has been searching for suitable gate dielectrics or passivation layers on III-V compound semiconductors. There are tremendous efforts and many literatures in this field.<sup>1-6</sup> The main obstacle is the lack of high-quality, thermodynamically stable insulators on GaAs that can match the device criteria as SiO2 on Si, e.g., a mid-band-gap interface trap density  $(D_{it})$  of ~10<sup>10</sup>/cm<sup>2</sup> eV. Recently, *in situ* molecular beam epitaxy (MBE) growth of Ga<sub>2</sub>O<sub>3</sub>(Gd<sub>2</sub>O<sub>3</sub>) and ex situ atomic layer deposition (ALD) growth of Al<sub>2</sub>O<sub>3</sub> attract particular attentions.<sup>7–9</sup> The research on ALD high-k dielectric is of particular interest, since the Si industry is getting familiar with ALD Hf-based dielectrics and this approach has the potential to become a manufacturable technology. In our previous work, we have succeeded to integrate ALD high-kdielectric Al<sub>2</sub>O<sub>3</sub> on GaAs, InGaAs, and GaN and demonstrated high performed depletion-mode III-V metal-oxidesemiconductor field-effect-transistors (MOSFETs).<sup>10-12</sup> For very large scale integrated (VLSI) circuits or high-speed digital applications, enhancement-mode (E-mode) GaAs MOSFETs are the real devices of interest.<sup>13,14</sup>

In this letter, we report detailed CV measurements on high temperature annealed ALD Al<sub>2</sub>O<sub>3</sub> dielectrics on InGaAs and IV characterization on a fabricated E-mode InGaAs MOSFET where the inversion channel is directly formed at the Al<sub>2</sub>O<sub>3</sub>/InGaAs interface. Al<sub>2</sub>O<sub>3</sub> is a widely used insulat-

ing material for gate dielectric, tunneling barrier, and protection coating due to its excellent dielectric properties, strong adhesion to dissimilar materials, and its thermal and chemical stabilities. Al<sub>2</sub>O<sub>3</sub> has a high band gap (~9 eV), a high breakdown electric field (5-30 MV/cm),<sup>15</sup> a high permittivity (8.6-10), and a high thermal stability. Compared to the conventional methods to form thin Al<sub>2</sub>O<sub>3</sub> films, i.e., by sputtering, electron beam evaporation, chemical vapor deposition, or oxidation of pure Al films, the ALD Al<sub>2</sub>O<sub>3</sub> is of much higher quality. The ALD high-k materials including Al<sub>2</sub>O<sub>3</sub> are the leading candidates to substitute SiO<sub>2</sub> for sub-100 nm Si complementary MOSFET applications.<sup>16</sup> ALD also provides unique opportunity to integrate high-quality gate dielectrics on non-Si semiconductor materials such as Ge, the leading high mobility channel material for future p-type MOSFETs.<sup>17</sup>

Figure 1(a) shows the device structure of the fabricated E-mode *n*-channel Al<sub>2</sub>O<sub>3</sub>/In<sub>0.2</sub>Ga<sub>0.8</sub>As/GaAs MOSFET and the capacitor to characterize the Al<sub>2</sub>O<sub>3</sub>/InGaAs interface. A 150 nm p-doped  $4 \times 10^{17}$ /cm<sup>3</sup> buffer layer, a 285 nm *p*-doped  $1 \times 10^{17}$ /cm<sup>3</sup> intermediate layer, and a 13.5 nm *p*-doped  $1 \times 10^{17}$ /cm<sup>3</sup> In<sub>0.2</sub>Ga<sub>0.8</sub>As channel layer, were sequentially grown by metal-organic chemical-vapor deposition (MOCVD) on a 2 in. GaAs  $p^+$  substrate. After appropriate surface pretreatment, 16-30 nm ALD Al<sub>2</sub>O<sub>3</sub> was



FIG. 1. (a) Cross sections of an E-mode Al<sub>2</sub>O<sub>3</sub>/InGaAs MOSFET and an Al<sub>2</sub>O<sub>3</sub>/InGaAs capacitor fabricated at the same process. (b) Leakage current density  $J_L$  (A/cm<sup>2</sup>) vs gate bias  $V_{e}$  (V) in different thermal processes. The data are taken from finished Al2O3/InGaAs MOSFETs with 30 nm thick gate dielectrics.

88, 263518-1

© 2006 American Institute of Physics Downloaded 03 Jul 2006 to 128.46.221.97. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp

<sup>&</sup>lt;sup>a)</sup>Author to whom correspondence should be addressed; electronic mail: yep@purdue.edu

deposited at 300 °C using an ASM Pulsar2000<sup>TM</sup> ALD module. The ALD  $Al_2O_3$  is served not only as a gate dielectric but also as an encapsulation layer due to its high thermal and chemical stabilities. The source and drain contact regions are Si implanted and activated at 750-850 °C by rapid thermal annealing (RTA) in N2 ambient. Dopant activation annealing is a very critical step which not only activates the dopant but also must preserve the smoothness of the interface at the atomic level. Using a wet etching in diluted HF, the oxide on the source and drain regions was removed while the gate area was protected by photoresist. Ohmic contacts were formed by electron beam deposition of Au/Ge/Au/Ni/Au and a liftoff process, followed by a 400 °C anneal in N<sub>2</sub> ambient. Finally, conventional Ti/Au metals were e beam evaporated, followed by lift-off to form the gate electrodes. The sheet resistance of the implanted source/drain region and its contact resistance are measured from transfer length method (TLM) to be ~300  $\Omega$ /sq and ~1.0  $\Omega$  mm, which demonstrates good process on implantation and activation. The designed gate lengths of the measured devices are 0.65, 0.85, 1, 2, 4, 8, 20, and 40  $\mu$ m. It is not a self-aligned process. The overlap length between gate and source/drain is estimated around  $\sim 0.5 \ \mu m$  or less.

The Al<sub>2</sub>O<sub>3</sub> dielectric films are highly electrically insulating, showing very low leakage current density of  $\sim 10^{-9} - 10^{-8} \text{ A/cm}^2$  for amorphous films thicker than 6 nm.<sup>15</sup> The leakage current density starts to increase after high temperature annealing which is required to activate Si dopants implanted in GaAs. The increase of leakage currents is due to the creation of more leakage paths around crystallized grains in the amorphous films after high temperature annealing. As shown in Fig. 1(b), we measure the leakage current density  $(J_L)$  on 30 nm ALD Al<sub>2</sub>O<sub>3</sub> versus the applied potential on the capacitor  $(V_g)$  with high annealing temperatures. The positive bias means that the metal electrode is positive with respect to GaAs, as shown in Fig. 1(a). The plot shows extremely low leakage current density in ALD Al<sub>2</sub>O<sub>3</sub> films even after 800 °C annealing, though a significant increase in current density exhibits with increasing annealing temperature to 820 °C. 850 °C is the critical temperature when the crystallization in amorphous Al<sub>2</sub>O<sub>3</sub> becomes severe and the leakage current increases dramatically.

The CV measurements are widely used to quantitatively study a MOS structure. Three quantities are the most important factors to evaluate high-k dielectrics on novel channel materials. The first is the amount of hysteresis that results when the MOS capacitor is biased well into accumulation and inversion. The second is the interface trap density  $D_{it}$  at the interface showing in CV curve how rapid the transition is between accumulation and inversion. The third is the frequency dispersion on accumulation capacitances and flatband shifts. We focus on the CV characterization of ALD Al<sub>2</sub>O<sub>3</sub> on InGaAs after high temperature annealing between 750 and 850 °C which is required to activate Si dopants in InGaAs. Note that better CV curves or  $D_{it}$  might exhibit under annealing temperature between 450 and 600 °C under certain ambient or complicated annealing process. But it is not directly relevant to the MOS interface needed for realizing inversion-channel E-mode GaAs MOSFET using implantation process.

The high-frequency (10 kHz) CV curves for a capacitor with a 30 nm ALD  $Al_2O_3$  on InGaAs is shown in Fig. 2(a). This capacitor went through all device process and was an-



FIG. 2. (a) High-frequency (10 KHz) capacitance-voltage vs the ALD Al2O3/InGaAs MOS capacitor subjected to a RTA step of 800 °C for 10 s in nitrogen. The hysteresis is negligible. (b) Hysteresis in the CV loops measured at half value of accumulation capacitance vs the small signal frequency. The dashed line is a parabolic fitting. (c) The accumulation capacitances and the normalized ones vs the small signal frequency at a wide range on the similar device. (d) The flatband voltages vs the small signal frequency on the two representative devices with different oxide thicknesses of 16 and 30 nm. The theoretical  $V_{\rm fb}$  is -0.95 V using 4.3 eV for the work function of Ti, 4.07 eV for the affinity of GaAs, and 1.18 eV for the band gap of In<sub>0.2</sub>Ga<sub>0.8</sub>As. The two dashed lines are guides for the eyes.

nealed with a RTA step of 800 °C for 10 s in nitrogen ambient. The solid curve is measured from -6 to +3 V with the sweep rate  $\sim 4$  V/min, while the dashed line is taken from +3 to -6 V. There exhibits almost "zero" hysteresis in this CV loop with the maximum shift less than 20 mV. Figure 2(b) illustrates the hysteresis versus frequency observed on a typical MOS capacitor. It is in the range of 10-50 mV between 1 KHz and 1 MHz, and increases as the frequency goes down in general. The extremely low hysteresis, along with the sharp transition from depletion and accumulation, demonstrates the high quality of bulk and interface properties of ALD Al<sub>2</sub>O<sub>3</sub> on InGaAs even after high temperature annealing. The effects of the annealing step on the chemical and structural properties of the interface are very complex and difficult to quantify in detail. The general observations of hysteresis on ALD Al<sub>2</sub>O<sub>3</sub> on GaAs or InGaAs are the following (1) The unannealed device exhibits a hysteresis of ~200–500 mV depending on *n*-type or *p*-type surfaces, <sup>18,19</sup> surface pretreatment, ALD growth temperature, and others. Slow traps dominate on unannealed MOS structures. (2) The RTA step improves the interface characteristics and reduces both slow and fast traps significantly. The most efficient annealing temperature is between 450 and 600 °C, depending on different channel materials and ambient conditions. (3) The bulk and interface properties start to degrade after the RTA step with the annealing temperature higher than 800 °C due to the interdiffusion between Al<sub>2</sub>O<sub>3</sub> and GaAs or InGaAs and As outgassing from GaAs. Al<sub>2</sub>O<sub>3</sub> is a promising dielectric for E-mode GaAs MOSFET applications because it is chemically and thermodynamically stable at high temperature process as demonstrated in Figs. 1(b) and 2(a).

The frequency dispersion on accumulation capacitance  $C_{\text{max}}$  is another issue for high-k dielectrics on III-V materials.<sup>16</sup> This dispersion could be as large as 50% or more in the frequency range of 1 kHz-1 MHz, which stymies all efforts to estimate  $D_{it}$  using high-low frequency capacitance method. Figure 2(c) summarizes the accumulation capaci-Downloaded 03 Jul 2006 to 128.46.221.97. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp



FIG. 3. (a)  $C_{\rm gbc}$  by split-*CV* measurement on a MOSFET with a 40  $\mu$ m gate length and 100  $\mu$ m gate width at frequency as high as 1 kHz. (b) *I-V* characteristic of a 1  $\mu$ m-gate-length inversion-channel enhancement-mode In-GaAs MOSFET with a 30 nm ALD Al<sub>2</sub>O<sub>3</sub> as a gate dielectric.

tance  $C_{\text{max}}$  measured on 800 °C annealed capacitors in the wide frequency range from 500 Hz up to 1 MHz. The frequency dispersion is only 1% per decade at this frequency range. This experiment unambiguously demonstrates that the major part of frequency dispersion on nonideal oxide/III-V material interface does relate to the interface properties instead of simple parasitic effect, which can be corrected by two-frequency correction or multicircuit element models.<sup>20,21</sup> The dielectric constant is ~8.1 deduced from the measured  $C_{\text{max}}$ , the area of the capacitor and the film thickness.

The flatband shift is also an issue at the beginning for alternative dielectrics research on Si. Here we focus on the observed frequency dependent flatband shift of 800 °C annealed capacitors. Figure 2(d) plots the summary of  $V_{\rm fb}$  versus frequency on 16 and 30 nm thick ALD Al<sub>2</sub>O<sub>3</sub> films. The frequency dependent flatband shift is much less on medium temperature (450–600 °C) annealed capacitors. The phenomenon is less significant on 16 nm thick film compared to 30 nm thick one. It is roughly scaled with the film thickness and linearly dependent flatband shift is unknown yet. The film thickness dependence of this flatband shift is under systematic investigation.

Clear *n*-channel inversion on *p*-type InGaAs is realized at Al<sub>2</sub>O<sub>3</sub>/InGaAs interface, which is demonstrated by measuring  $C_{\rm gbc}$  (split-CV method) on InGaAs MOSFETs, as shown in Fig. 3(a). The CV curve is taken on a real MOS-FET with 40  $\mu$ m gate length and 100  $\mu$ m gate width at frequency as high as 1 kHz. At the conventional MOS configuration as measured in Fig. 2(a), no n-channel inversion is observed at frequency as low as 100 Hz. It is understood that the minority carriers (electrons) are provided by the source and drain diffusions and not by thermal generation in the depletion region. In the split-CV or MOSFET configuration with source and drain grounded at the same time, majority (holes) and minority (electrons) carrier capacitances can be measured independently at the same frequency. Using lowfrequency capacitance  $C_{LF}$ =5.5 pF, high-frequency capacitance  $C_{\rm HF}$ =5.0 pF, and oxide capacitance  $C_{\rm ox}$ =11.0 pF, the middle gap interface trap density  $D_{it}$  is determined to be  $2.9 \times 10^{11}$ /cm<sup>2</sup> eV. Figure 3(b) illustrates the *IV* characteristics of a typical  $1 \times 100 \ \mu m^2$  gate geometry enhancementmode *n*-channel InGaAs MOSFET with ALD  $Al_2O_3$  as a gate dielectric. The gate voltage is varied from 12 to 0 V in steps of -2 V and the threshold voltage  $V_T$  is  $\sim 0$ . The low drain current could be improved by optimizing implant and annealing conditions to reduce parasitic resistance and surface scattering. The maximum drain current on this device is only  $\sim 0.12$  mA/mm so far, which is comparable to the GaAs based E-mode MOSFET reported previously at  $Ga_2O_3(Gd_2O_3)/GaAs$  interface.<sup>22</sup> Combining the *CV* result in Fig. 3(a) and the *IV* result in Fig. 3(b), it clearly demonstrates that the true inversion *n*-channel can be formed at ALD Al<sub>2</sub>O<sub>3</sub>/InGaAs interface. More work is ongoing to further improve the interface quality, device structure, and fabrication process to truly realize a high-performance E-mode III-V MOSFET.

In summary, we have systematically studied CV characteristics on both ALD Al<sub>2</sub>O<sub>3</sub>/InGaAs MOS capacitors and E-mode MOSFETs, in particular, after high temperature RTA. The leakage current remains extremely low at the needed process temperatures. "Zero" hysteresis in CV loops and less than 1% per decade frequency dispersion at accumulation capacitance are demonstrated on the devices even after high temperature annealing. The true inversion *n*-channel is observed in the split-CV measurements. Meanwhile the functional E-mode *n*-channel InGaAs MOSFET is also demonstrated.

The authors would like to thank J. M. Woodall, M. Lundstrom, H.-J. L. Gossmann, B. Yang, and Y. Q. Wu for the valuable discussions.

- <sup>1</sup>T. Mimura and M. Fukuta, IEEE Trans. Electron Devices **ED-27**, 1147 (1980), and references therein.
- <sup>2</sup>Physics and Chemistry of III-V Compound Semiconductor Interfaces, edited by C. W. Wilmsen (Plenum, New York, 1985), and references therein.
  <sup>3</sup>B. J. Skromme, C. J. Sandroff, E. Yablonovitch, and T. Gmitter, Appl. Phys. Lett. **51**, 2022 (1987).
- <sup>4</sup>G. G. Fountain, R. A. Rudder, S. V. Hattangady, R. J. Markunas, and J. A. Hutchby, Tech. Dig. Int. Electron Devices Meet. **1989**, 887.
- <sup>5</sup>M. Akazawa, H. Ishii, and H. Hasegawa, Jpn. J. Appl. Phys., Part 1 **30**, 3744 (1991).
- <sup>6</sup>J. Reed, G. B. Gao, A. Bochkarev, and H. Morkoc, J. Appl. Phys. **75**, 1826 (1994).
- <sup>7</sup>M. Passlack, M. Hong, and J. P. Mannaerts, Appl. Phys. Lett. **68**, 1099 (1996).
- <sup>8</sup>B. Yang, P. D. Ye, J. Kwo, M. R. Frei, H.-J. L. Gossmann, J. P. Mannaerts, M. Sergent, M. Hong, K. Ng, and J. Bude, J. Cryst. Growth **251**, 837 (2003).
- <sup>9</sup>P. D. Ye, G. D. Wilk, J. Kwo, B. Yang, H.-J. L. Gossmann, M. Frei, S. N. G. Chu, J. P. Mannaerts, M. Sergent, M. Hong, K. Ng, and J. Bude, IEEE Electron Device Lett. **24**, 209 (2003).
- <sup>10</sup>P. D. Ye, G. D. Wilk, B. Yang, J. Kwo, H.-J. L. Gossmann, S. N. G. Chu, S. Nakahara, H.-J. L. Gossmann, J. P. Mannaerts, M. Sergent, M. Hong, K. Ng, and J. Bude, Appl. Phys. Lett. **83**, 180 (2003).
- <sup>11</sup>P. D. Ye, G. D. Wilk, B. Yang, J. Kwo, H.-J. L. Gossmann, M. Hong, K. Ng, and J. Bude, Appl. Phys. Lett. **84**, 434 (2004).
- <sup>12</sup>P. D. Ye, B. Yang, K. Ng, J. Bude, G. D. Wilk, S. Halder, and J. C. M. Hwang, Appl. Phys. Lett. **86**, 063501 (2005).
- <sup>13</sup>R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, IEEE Trans. Nanotechnol. 4, 153 (2005).
- <sup>14</sup>S. Datta, T. Ashley, J. Brask, L. Buckel, M. Doczy, M. Emeny, D. Hayes, K. Hilton, R. Jefferies, T. Martin, T. J. Phillips, D. Wallis, P. Wilding, and R. Chau, Tech. Dig. - Int. Electron Devices Meet. **2005**, 783.
- <sup>15</sup>H. C. Lin, P. D. Ye, and G. D. Wilk, Appl. Phys. Lett. 87, 182904 (2005).
- <sup>16</sup>S. Koveshnikov, W. Tsai, I. Ok, J. C. Lee, V. Torkanov, M. Yakimov, and S. Oktyabrsky, Appl. Phys. Lett. 88, 22106 (2006).
- <sup>17</sup>C. O. Chui, H. Kim, P. C. McIntyre, and K. C. Sarawat, IEEE Electron Device Lett. **25**, 274 (2004).
- <sup>18</sup>D. Yan, F. H. Pollak, T. P. Chin, and J. M. Woodall, Phys. Rev. B **52**, 4674 (1995).
- <sup>19</sup>M. D. Pashley, K. W. Haberern, R. M. Feenstra, and P. D. Kirchner, Phys. Rev. B 48, 4612 (1993).
- <sup>20</sup>M. L. Huang, Y. C. Chang, C. H. Chang, Y. J. Lee, P. Chang, J. Kwo, T. B. Wu, and M. Hong, Appl. Phys. Lett. **87**, 252104 (2005).
- <sup>21</sup>Z. Luo and T. P. Ma, IEEE Electron Device Lett. 25, 655 (2004).
- <sup>22</sup>F. Ren, M. Hong, W. S. Hobson, J. M. Kuo, J. R. Lothian, J. P. Mannaerts,
- J. Kwo, S. N. G. Chu, Y. K. Chen, and A. Y. Cho, Solid-State Electron.
  e 41, 1751 (1997).

Downloaded 03 Jul 2006 to 128.46.221.97. Redistribution subject to AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp