


Channel Length Scaling in Graphene Field-Effect Transistors Studied with Pulsed Current–Voltage Measurements

Inanc Meric,⁺ Cory R. Dean,⁺ Andrea F. Young,[‡] Natalia Baklitskaya,[†] Noah J. Tremblay,[§],^{||} Colin Nuckolls,[§] Philip Kim,[‡] and Kenneth L. Shepard^{*,†}

[†]Department of Electrical Engineering, [‡]Department of Physics, [§]Department of Chemistry, Columbia University, New York, New York 10027, United States

ABSTRACT: We investigate current saturation at short channel lengths in graphene field-effect transistors (GFETs). Saturation is necessary to achieve low-output conductance required for device power gain. Dual-channel pulsed current-voltage measurements are performed to eliminate the significant effects of trapped charge in the gate dielectric, a problem common to all oxide-based dielectric films on graphene. With pulsed measurements, graphene transistors with channel lengths as small as 130 nm achieve output conductance as low as 0.3 mS/ μ m in saturation. The transcon-



ductance of the devices is independent of channel length, consistent with a velocity saturation model of high-field transport. Saturation velocities have a density dependence consistent with diffusive transport limited by optical phonon emission.

KEYWORDS: Graphene, current saturation, high-bias, short channel, pulsed-IV

uch of the technological interest in graphene^{1,2} comes from its potential as a field-effect-transistor channel material for high-frequency applications.^{3,4} Long-channel graphene field-effect transistor (GFET) operation has been thoroughly investigated both experimentally⁵⁻¹¹ and theoretically.¹²⁻¹⁵ Saturating current-voltage (I-V) characteristics have been observed down to channel lengths of 1 μ m determined by the interplay of velocity saturation and density-of-states modulation in the channel. Saturation velocities are typically in the range of 10^7 to 10^8 cm/sec, offering the possibility of low transit times in short channel devices. However, it is uncertain whether saturating characteristics will continue to be observed with scaling channel length, given the absence of a band gap and the dependence of this saturating characteristic on inelastic scattering in the channel. This uncertainty has been augmented by very recent RF measurements of GFETs with channel lengths as short as 140 nm, which despite demonstrating impressive unity-current-gain cutoff frequency (f_T) of more than 300 GHz, show nonsaturating device characteristics.¹⁶ Current saturation is necessary for both voltage and power gain in these devices.⁴

In this Letter, we explore GFET devices using pulsed currentvoltage (I-V) measurements, which mitigate the effects of trapped charge in the gate oxide. When measured in this manner, we show strong saturating I-V characteristics in even the shortest channel lengths measured (130 nm) with output conductance in saturation of less than 0.3 mS/ μ m. The resulting I-V characteristics are well modeled by a density-dependent saturation velocity. Standard dc measurements of these same devices yield nonsaturating characteristics and systematically degrading device parameters with decreasing channel length, demonstrating the importance of trapped charges in these measurements.

The GFET devices studied here consist of dual-gated structures (see Figure 1a) in which the top gate extends to the contacts, minimizing access resistance to the channel. The highly doped silicon substrate acts as a back gate. An important challenge to GFET device fabrication remains establishing a reliable gate dielectric for the top gate. Atomic-layer deposition (ALD) of high- κ dielectric gate oxides has been demonstrated, utilizing a seed layer¹⁷⁻²⁰ to facilitate ALD growth on the chemically inert graphene surface. Typically, however, these seed layers either have to be thick for a reliable gate dielectric or result in significant degradation of the mobility and substantial doping of the graphene channel. Our approach employs poly(vinyl alcohol) (PVA), which relies on adsorption of the PVAcarbon-chain to the graphene surface with the hydroxyl groups providing a surface to seed ALD growth (see Figure1b). In addition, PVA has a relatively high dielectric constant ($\kappa \sim 6$),²¹ leading to minimal gate capacitance reduction when it is present as a component of the gate stack. In this work, single-layer graphene samples are prepared by mechanical exfoliation on silicon wafers ($\rho \sim 0.002 \ \Omega$ -cm) with a $\sim 300 \ nm$ SiO₂ layer. One nanometer Cr/80 nm Au source and drain contacts are deposited using standard e-beam lithography techniques. After contact deposition, devices are annealed at 330 °C for 3 h in forming gas and subsequently dipped into a 1% aqueous solution of 85 000-125 000 molecular weight PVA (Sigma-Aldrich) for 12 h. The samples are then rinsed with a second dip into deionized water and blown dry with nitrogen resulting in an approximately 2.5 nm thick layer of PVA on the graphene surface.

Received: November 14, 2010 **Revised:** January 6, 2011




Figure 1. Top-gated GFET device structure. (a) Schematic of the devices with the top gate spanning the entire channel length. (b) PVA functionalization layer used to nucleate the ALD growth of HfO₂ films. (c) AFM image of graphene on a SiO₂ substrate after the deposition of 5 nm of HfO₂ without PVA, showing only patchy growth. (d) AFM image of graphene on an SiO₂ substrate after the deposition of 5 nm of HfO₂ with a PVA functionalization layer, showing improved area coverage with a roughness of only 2.5 Å. (e) Resistivity of a device after annealing and then after the PVA deposition as a function of back-gate bias. The doping and the mobility of the device stay relatively unchanged.

Figure 1e shows resistivity measurements of a representative sample fabricated in this manner after the annealing step and then after the PVA coating. Samples after forming gas annealing are usually heavily p-doped in ambient, which remains unchanged with the addition of the PVA layer. A brief UV/Ozone treatment is employed to activate the -OH groups before the ALD growth of hafnium oxide at 150 °C with $[(CH_3)_2N]_4Hf$ and H_2O for 50 cycles, yielding a 5 nm thick film. Figure 1c,d shows atomic force microscopy (AFM) images of two samples so prepared, one with a PVA layer and one without. Without PVA, ALD growth proceeds only on the SiO₂ area, leaving only patches of oxide at nucleation sites formed most likely by surface contamination. With PVA, films grow uniformly on both the SiO₂ and graphene surfaces with a surface roughness of ± 2.5 Å, compared to the film roughness of ± 2.0 Å on SiO₂. The breakdown electric field for the PVA/ HfO₂ dielectric stack is approximately 0.7 V/nm. We employ a 12 nm thick oxide in the GFETs measured subsequently to achieve a breakdown voltage of approximately 10 V. This oxide thickness yields a top-gate capacitance of $C_{\rm top-gate} \approx 600~{\rm nF}/$ cm², as determined by the relative coupling of the top and back gates.22

Devices were fabricated on multiple graphene samples with channel lengths, *L*, varying from 2.5 μ m down to 130 nm. Because of the work-function mismatch between the graphene and the metal contacts,²³ the contacts are p-type. To avoid any additional resistance due to p-n junctions at the source/drain contacts, subsequent large-signal characterization uses these devices in the p-doped regime. Figure 2a shows high-bias measurements of a 2.5 μ m channel-length device, showing output characteristics similar to previous demonstrations at these channel lengths. However, for a device of 350 nm channel length (see Figure 2b), made from the same graphene sample, both the transconductance

$$g_{\mathrm{m}} = rac{\partial I_{\mathrm{d}}}{\partial V_{\mathrm{sg}}} \bigg|_{V_{\mathrm{sg}}}$$




Figure 2. dc current—voltage characteristics. (a) dc I-V measurements of a 2.5 μ m channel-length device. Gate voltage varies from 1.5 to -1.5 V to 1 V steps. (b) dc I-V measurements of a 350 nm channel-length device fabricated from the same graphene sample. The strong degradation in device characteristics is clearly visible. (c) Maximum transconductance as a function of channel length. Intrinsic transconductance (black squares), after removing the effect of the contact resistance, is also shown. (d) Pulsed I-V measurements of the same 350 nm device shown in (b).

and output conductance

$$g_0 = \frac{\partial I_d}{\partial V_{\rm sd}} \bigg|_{V_{\rm sg}}$$

the product of which determines the intrinsic voltage gain of the device, are heavily degraded. This degradation is systematically observed with decreasing channel length. Here, I_d is the drain current of the device, V_{sg} is the source—gate voltage, and V_{sd} the source—drain voltage. The maximum transconductance drops by more than a factor-of-two as the channel length is decreased from 900 to 150 nm as shown in Figure 2c.




Figure 3. Pulsed I-V measurements. (a) Intrinsic I-V characteristics after the extraction of the contact resistance for a 500 nm device. Model fits are shown as solid lines. The family of curves vary V'_{sg} from 1.5 to -0.5 V in 0.5 V steps. The neutrality point (V_0) for this device is 1.67 V. (b) Intrinsic transconductance and output conductance for the same 500 nm device as a function of V'_{sd} . Model fits are shown as solid lines. (c) Intrinsic I-V characteristics for a 130 nm device for the same gate voltage values as in (a). $V_0 = 2.2$ V. (d) Intrinsic transconductance and output conductance for the same 130 nm device. (e) Maximum intrinsic transconductance and minimum output conductance as a function of channel length. (f) Drift velocity as a function of transverse electric field in the channel for the 130 nm channel-length device for three different gate voltages. The solid curves show fits calculated from the Thornber's equation for $\beta = 2$. $\beta = 1$ is shown in dashed for comparison.

Contact resistance, R_{contact} , as extracted by fitting the channel resistance R_{ds} at $V_{\text{ds}} = 10 \text{ mV}$ to $R_{\text{ds}} = 2R_{\text{contact}} + L/[W\mu e(n_0^2 + n^2)^{1/2}]$ where W is the width of the top-gated device, n is the carrier density modulated by the top gate, μ is the low-field field-effect mobility, and n_0 is the carrier density at the neutrality point, ¹⁹ varies between 190 and 224 Ω - μ m for the devices studied here, scaling with width rather than contact area.²⁴ R_{contact} is expected to be more important at short channel lengths as the relative contribution to the total device resistance becomes larger. To account for the adverse effect of contact resistance, we rescale the source-to-drain and source-to-gate bias according to $V'_{\text{sd}} = V_{\text{sd}} - 2I_{\text{d}}R_{\text{contact}}$ and $V'_{\text{sg}} = V_{\text{sg}} - I_{\text{d}}R_{\text{contact}}$. In Figure 2c, we plot the intrinsic transconductance after this contact resistance subtraction along with the measured one. Despite the increase in the g_{m} values, the decreasing trend with channel length remains unchanged.

It is well-known that transport in graphene devices is heavily degraded by charge-traps in the oxide or graphene-oxide interface.²⁵ This charge trapping is made worse by high drainto-source biasing which strongly affect transistor characteristics and can be expected to have a stronger impact in short-channel devices because of hot carrier injection.²⁶ Pulsed I-V measurements are a standard technique to avoid these adverse effects.^{27,28} Figure 2d shows pulsed I-V characteristics of the same 350 nm channel-length device as in Figure 2b, showing significant improvement in both device transconductance and output conductance in saturation when employing the pulsed measurement method. In these measurements, performed with a Keithley 4200 parametric analyzer, both gate and drain biases are pulsed with a pulse width of 500 ns and period of 100 μ s. The back-gate is kept grounded throughout these measurements. Pulsed measurements have little effect on device characteristics for channel lengths longer than approximately 1 μ m.

Figure 3a,c shows pulsed I-V measurements at L of 500 and 130 nm (after contact resistance extraction). Strong saturating characteristics are consistently observed in the I-V characteristics. Figure 3b,d shows the measured intrinsic device transconductance and the output conductance as function of V'_{sd} . The intrinsic transconductance of the 130 nm device exceeds 0.45 mS/ μ m and the minimum output conductance is 0.3 mS/ μ m. Figure 3e shows the maximum transconductance and minimum output conductance as a function of channel length. Both values are relatively independent of channel length, indicating that velocity saturation is the dominant cause of current saturation.

For sufficiently high vertical electric fields in the channel such that $V_{sg} + V_0 \gg V_{sd}$, where V_0 is $V_{gs} (= -V_{sg})$ at the Dirac point, the density variation in the channel can be ignored. In this case, the drain current is given by $I_d = nev_{drift}$ and the drift velocity (v_{drift}) can then be directly determined from the drain current. As shown in Figure 3f, we find that v_{drift} as a function of transverse electric field, $E_y = V'_{sd}/L$, is accurately modeled by Thornber's equation²⁹

$$\nu_{\rm drift} = \left(\left(\frac{1}{\mu E_{\rm y}} \right)^{\beta} + \left(\frac{1}{\nu_{\rm sat}} \right)^{\beta} \right)^{-1/\beta}$$

with $\beta \approx 2$, where ν_{sat} is the saturation velocity, and μ the zero-field mobility, consistent with other studies for oxide dielectric




Figure 4. Channel-length scaling. (a) Field-effect mobility and impurity density versus channel length. The dashed lines are guides to the eye. (b) Saturation velocity as a function of $1/(n)^{1/2}$ calculated at the source end for different channel lengths. The dashed line corresponds to an optical phonon energy of 54 meV.

interfaces.¹¹ Such phenomenological modeling is commonplace in semiconductor device compact modeling and complements microscopic calculations.¹⁰

Figure 4a shows the field-effect mobility (μ) and minimum charge-density (n_0) as a function of L_i , extracted from the low-field channel conductance of the pulsed measurements. The coefficient of variation of the root-mean-square error of these fits is better than 3.5% over the full gate bias range. The same results are achieved from dc measurements, indicating that the pulsed measurements have no effect on low-field transport. The fieldeffect mobility increases from 640 cm²/V sec at 130 nm channel length to $\sim 1500 \text{ cm}^2/\text{V}$ sec once a channel length of 500 nm is reached. n_0 follows a similar trend, decreasing from 3.4 \times 10^{12} cm⁻² at L = 130 nm to 0.92×10^{12} cm⁻² once L = 500 nm is reached. We believe that this μ degradation at short channel lengths is due to e-beam damage from the metal-contact fabrication in the vicinity of the contact.³⁰ This degradation at short channel lengths has also been attributed to a crossover from diffusive to quasi-ballistic transport.³¹ For the relatively short lowfield mean free paths (28 nm at the highest carrier densities) in these devices, this mechanism is unlikely. We note that despite the degradation in low-field transport with decreasing channel length, high-field transport is unaffected, supporting a model for high-field diffusive transport that is independent of impurity scattering and determined by phonon emission.

Further support for the phonon emission model comes from the density-dependence of the saturated velocity, v_{sat} . Figure 3a-d shows a simple model fit (solid curves) along with the measured data for the I-V characteristics.⁵ In this case, v_{sat} is treated as a fitting parameter and the extracted v_{sat} values are shown in Figure 4b as a function of sheet density. The density dependence is consistent with a simple phonon emission model, $v_{sat} = \Omega/((\pi n)^{1/2})$. The extracted phonon energy in this model ($\hbar\Omega$) is approximately 54 meV, close to the phonon energies previously reported for similar device sturucters.^{11,32} v_{sat} is independent of channel length down to the shortest gate lengths measured, indicating that transport is diffusive in the high-bias regime.

In summary, we have investigated channel length scaling in GFETs down to 130 nm channel lengths. When characterized with dc I-V measurements, we observe a systematic degradation of device performance with decreasing channel length and attribute this effect to trapped charges in the gate dielectric. High-bias measurements made with a dual-channel pulsed-measurement method show current saturation even at the shortest channel lengths. Measured transconductances and output conductance are significantly improved, demonstrating the importance of trapped charge on the device performance. A method to functionalize graphene with PVA is demonstrated that enables reliable high- κ ALD growth down to 5 nm thickness.

AUTHOR INFORMATION

Corresponding Author

*E-mail: shepard@ee.columbia.edu. Phone: 212-854-2529. Fax: 212-932-9421.

Present Addresses

^{II}Whiting School of Engineering, Johns Hopkins University, Baltimore, MD, 21218

ACKNOWLEDGMENT

The authors thank D. Sukhdeo for assisting device fabrication and S. Goossens for help with developing the dielectric process. The authors acknowledge the support of the C2S2 and FENA Focus Centers under the Focus Center Research Program (FCRP), a Semiconductor Research Corporation entity, DARPA under contract FA8650-08-C-7838 through the CERA program, and by the AFOSR MURI Program FA9550-09-1-0705.

REFERENCES

- (1) Geim, A. K. Science 2009, 324 (5934), 1530–1534.
- (2) Castro Neto, A. H.; Guinea, F.; Peres, N. M. R.; Novoselov, K. S.; Geim, A. K. *Rev. Mod. Phys.* **2009**, *81*, 109.
- (3) Lin, Y.-M.; Dimitrakopoulos, C.; Jenkins, K. A.; Farmer, D. B.; Chiu, H.-Y.; Grill, A.; Avouris, P. *Science* **2010**, 327 (5966), 662.
- (4) Schwierz, F. Nat. Nanotechnol. **2010**, 5 (7), 487–96.
- (5) Meric, I.; Han, M. Y.; Young, A. F.; Ozyilmaz, B.; Kim, P.;

Shepard, K. L. Nat. Nanotechnol. 2008, 3, 654–659.
(6) Barreiro, A.; Lazzeri, M.; Moser, J.; Mauri, F.; Bachtold, A. Phys.

Rev. Lett. **2009**, 103, 76601. (7) Moon, J.; Curtis, D.; Hu, M.; Wong, D.; McGuire, C.; Campbell,

P.; Jernigan, G.; Tedesco, J.; VanMil, B.; Myers-Ward, R.; Eddy, C.; Gaskill, D. *IEEE Electron Device Lett.* **2009**, *30* (6), 650–652.

(8) Bae, M.-H.; Ong, Z.-Y.; Estrada, D.; Pop, E. *Nano Lett.* **2010**, *10*, 4787.

(9) Freitag, M.; Chiu, H.-Y.; Steiner, M.; Perebeinos, V.; Avouris, P. Nat. Nanotechnol. 2010, 5, 497.

(10) DaSilva, A. M.; Zou, K.; Jain, J. K.; Zhu, J. Phys. Rev. Lett. 2010, 104, No. 236601.

(11) Dorgan, V. E.; Bae, M.-H.; Pop, E. Appl. Phys. Lett. 2010, 97, No. 082112.

(13) Scott, B. W.; Leburton, J.-P. *High-field carrier velocity and current saturation in graphene field-effect transistors*; 10th IEEE Conference Nanotechnology (IEEE-NANO), Ilsan, Gyeonggi-Do, Korea (South), August 17-20, 2010; IEEE: New York; pp 655–658.

(14) Thiele, S. A.; Schaefer, J. A.; Schwierz, F. J. Appl. Phys. 2010, 107, No. 094505.

(15) Perebeinos, V.; Avouris, P. Phys. Rev. B 2010, 81, No. 195442.
(16) Liao, L.; Lin, Y.-c.; Bao, M.; Cheng, R.; Bai, J.; Liu, Y.; Qu, Y.;

Wang, K. L.; Huang, Y.; Duan, X. Nature 2010, 467 (7313), 305–308.
 (17) Ozyilmaz, B.; Jarillo-Herrero, P.; Efetov, D.; Abanin, D. A.;

(17) Ozymiaz, B., Jamorienero, F., Eletov, D., Adami, D. A., Levitov, L. S.; Kim, P. *Phys. Rev. Lett.* **200**7, 99 (16), No. 166804.

- (18) Kim, S.; Nah, J.; Jo, I.; Shahrjerdi, D.; Colombo, L.; Yao, Z.; Tutuc, E.; Banerjee, S. *Appl. Phys. Lett.* **2009**, *94*, No. 062107.
- (19) Farmer, D. B.; Chiu, H.-Y.; Lin, Y.-M.; Jenkins, K. A.; Xia, F.; Avouris, P. Nano Lett. **2009**, 9 (12), 4474–4478.
- (20) Williams, J. R.; Dicarlo, L.; Marcus, C. M. Science 2007, 317 (5838), 638-641.
- (21) Jin, S. H.; Yu, J. S.; Lee, C. A.; Kim, J. W.; Park, B.; Lee, J. D. J. Korean Phys. Soc. 2004, 44 (1), 181.

(22) Huard, B.; Sulpizio, J. A.; Stander, N.; Todd, K.; Yang, B.; Goldhaber-Gordon, D. *Phys. Rev. Lett.* **200**7, 98 (23), No. 236803-4.

(23) Giovannetti, G.; Khomyakov, P. A.; Brocks, G.; Karpan, V. M.; van den Brink, J.; Kelly, P. J. *Phys. Rev. Lett.* **2008**, *101*, 26803.

(24) Nagashio, K.; Nishimura, T.; Kita, K.; Toriumi, A. Appl. Phys. Lett. 2010, 97, No. 143514.

(25) Morozov, S. V.; Novoselov, K. S.; Katsnelson, M. I.; Schedin, F.; Elias, D. C.; Jaszczak, J. A.; Geim, A. K. *Phys. Rev. Lett.* **2008**, *100* (1), No. 016602.

(26) Chiu, H.-Y.; Perebeinos, V.; Lin, Y.-M.; Avouris, P. Nano Lett. 2010, 10, 4634.

(27) Young, C. D.; Zhao, Y.; Pendley, M.; Lee, B. H.; Matthews, K.; Sim, J. H.; Choi, R.; Brown, G. A.; Murto, R. W.; Bersuker, G. *Jpn. J. Appl. Phys.* **2005**, *44*, 2437.

(28) Estrada, D.; Dutta, S.; Liao, A.; Pop, E. *Nanotechnology* **2010**, *21* (8), 85702.

(29) Thornber, K. K. J. Appl. Phys. 1980, 51, 2127.

(30) Huard, B.; Stander, N.; Sulpizio, J. A.; Goldhaber-Gordon, D. *Phys. Rev. B* **2008**, *78*, No. 121402.

(31) Chen, Z.; Appenzeller, J. Mobility extraction and quantum capacitance impact in high performance graphene field-effect transistor devices. Electron Devices Meeting, 2008, IEDM 2008, IEEE International, San Francisco, CA, December 15-17, 2008; IEEE: New York; pp 509-512.

(32) Freitag, M.; Steiner, M.; Martin, Y.; Perebeinos, V.; Chen, Z.; Tsang, J.; Avouris, P. *Nano Lett.* **2009**, *9*, 1883.