



HAL
open science

CHARGE PUMPING IN SILICON ON INSULATOR STRUCTURES USING GATED P-I-N DIODES

T. Elewa, H. Haddara, S. Cristoloveanu, M. Briel

► **To cite this version:**

T. Elewa, H. Haddara, S. Cristoloveanu, M. Briel. CHARGE PUMPING IN SILICON ON INSULATOR STRUCTURES USING GATED P-I-N DIODES. Journal de Physique Colloques, 1988, 49 (C4), pp.C4-137-C4-140. 10.1051/jphyscol:1988426 . jpa-00227924

HAL Id: jpa-00227924

<https://hal.archives-ouvertes.fr/jpa-00227924>

Submitted on 1 Jan 1988

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

CHARGE PUMPING IN SILICON ON INSULATOR STRUCTURES USING GATED P-I-N DIODES

T. ELEWA, H. HADDARA, S. CRISTOLOVEANU and M. BRUEL*

Laboratoire de Physique des Composants à Semiconducteurs (CNRS-UA),
ENSERG, 23, rue des Martyrs, F-38031 Grenoble Cedex, France

*LETI, CENG, 85X, F-38041 Grenoble Cedex, France

Résumé - Nous présentons une extension de la technique de pompage de charge sur des diodes P^+IN^+ à grille de contrôle, fabriquées sur silicium sur isolant. Cette méthode nous permet d'accéder aux propriétés des interfaces des structures SOS et SIMOX, tout en évitant l'utilisation de transistors MOS à 5 contacts. Les mesures effectuées sur SIMOX en pulsant la grille et/ou le substrat révèlent l'existence d'une forte densité d'états d'interface rapides et de pièges volumiques au voisinage de l'oxyde enterré.

Abstract - The extension of the charge pumping technique to gated P^+IN^+ diodes fabricated on silicon on insulator is analysed. This method allows us to evaluate the interface properties in SOS and SIMOX structures, without the need for 5-terminal MOS transistors. The experiment, performed on SIMOX films by pulsing both the gate and substrate, reveal the existence of a high density of fast interface states and bulk traps near the buried oxide.

1 - INTRODUCTION

The great interest in Silicon On Insulator (SOI) structures has generated an effort in the research of appropriate and reliable interface characterization techniques. Indeed, conventional MOS capacitance measurements suffer from the inherent existence of high series resistances and interface coupling in very thin films /1/. Current based techniques (dynamic transconductance /2/, low frequency noise /3/) are much more suitable for SOI.

It has been recently demonstrated that the charge pumping can be successfully applied to short-channel MOSFET's fabricated in SOI /4,5/. This technique is able to resolve the contributions of front and back interfaces while avoiding the influence of parasitic capacitances and series resistances. A major practical limitation is, however, due to the necessity of a film contact to measure the charge pumping current; this requires the fabrication of special 5-terminal MOSFET's. In this paper we make use of the presence of the charge pumping phenomenon in standard gate-controlled diodes /6/ in order to demonstrate that charge pumping measurements can be used to characterize not only the two interfaces but also the bulk traps in SOI films.




Fig.1. Experimental set-up of charge pumping technique

2 - EXPERIMENT

The schematic set-up of the experiment is shown in Fig. 1. The P^+PN^+ diode is reverse biased while the gate is continuously pulsed from strong inversion to accumulation. In strong inversion, minority carriers are rapidly supplied by the N^+ contact to form the inversion layer and fill the interface traps. As the device is pulsed into accumulation, the inversion layer electrons return almost instantaneously to the N^+ contact whereas trapped electrons recombine with majority carriers supplied by the P^+ contact.

This recombination and the underlying net flow of holes give rise to a charge pumping current I_{cp} in the film which is proportional to both the pulse frequency (Fig. 2) and the amount of interface traps $\propto 1/L$. It follows that the P^+ contact plays here the role of the film contact in the 5-terminal MOSFET. The method was validated by comparison with conventional charge pumping in 5-terminal MOSFET's and dynamic transconductance measurements.




Fig.2. Charge pumping current versus frequency for SOS diodes

The influence of gate length, reverse bias and substrate bias are also investigated. A further development consists of taking into consideration the contributions of two emission processes. Firstly, some of the interface states can be directly filled by the emission of holes to the valence band. Secondly, a portion of the trapped minority carriers are emitted from the interface states in the silicon conduction band instead of recombining with substrate majority carriers. The model shows that by changing the 4 parameters of the gate pulse (top and bottom levels, rise and fall times) it becomes possible to determine the energy profile of interface states $\propto 1/L$.

The experiment was carried out in silicon on sapphire (SOS) films 0.5 μm thick and in SIMOX structures formed by deep oxygen implantation (200 keV, 1.7×10^{18} O/cm²) and high temperature annealing. The thicknesses of the Si film and buried oxide were about 0.2 μm and 0.4 μm , respectively. The silicon overlayer forming the diode base was either P-type doped or natural with an unintentional residual doping of about 10^{15} cm⁻³ still subsisting as a consequence of the annealing process and oxygen activity.

3 - DISCUSSION

Figure 2 shows the variation of I_{cp} with the pulse frequency for two SOS diodes of different lengths ($L = 5 \mu\text{m}$, $L = 20 \mu\text{m}$). The linear behaviour of I_{cp} with the frequency is in agreement with the theoretical predictions [7], however the ratio between the two currents is greater than that between the two gate areas. This is attributed to a geometric component present in the longer device. Indeed, some of the inversion electrons may recombine with holes supplied by the P^+ contact and contribute to the total measured current (Fig. 3 for $L = 20 \mu\text{m}$). This effect is observed for transistors with relatively long channels: $L \geq 20 \mu\text{m}$. Bearing in mind that the inversion layer formation delay in a P-I-N diode is twice as large as in a transistor, one should expect the geometric component to exist in diodes of gate lengths of the order of 10 μm .

Figure 3 shows I_{cp} versus the pulse base level for the two diodes. For $L = 20 \mu\text{m}$, I_{cp} does not go to zero when the whole pulse lies in strong inversion; according to Elliot $\propto 1/L$, this confirms the presence of a geometric component. In contrast, for the shorter diode, I_{cp} decays rapidly as the pulse excursion is shifted towards accumulation or strong inversion.




Fig.3. Influence of the geometric component on the charge pumping current measured as a function of the gate pulse base level

More information about bulk traps is obtained by pulsing simultaneously both gates. According to the new principle of *volume inversion* [8], not only the two interfaces but also the whole film volume are now driven from accumulation into strong inversion. In our case (Fig. 4), the total value of I_{cp} is almost the same as that of the *back interface*. This implies that bulk traps are localized mainly near the buried oxide.




Fig.4. Charge pumping current versus frequency

Furthermore, Fig. 5 shows a maximum in I_{cp} at the front interface as the substrate voltage is varied. The behaviour of this curve can be explained by the fact that when the back interface is in strong inversion or in accumulation, the influence of the front gate bias on the back interface potential is negligible. On the other hand, when the back gate is biased in depletion or weak inversion a larger portion of the energy gap can be scanned near the buried oxide as a consequence of the front gate pulse. This leads to a partial pumping of those charges which are trapped near the back interface. The maximum in I_{cp} (Fig. 5) corresponds, therefore, to an additional contribution of the more defective region situated close to the buried interface.




Fig.5. Front interface charge pumping current versus back gate bias

4- CONCLUSION

In conclusion, the extension of the charge pumping method to gated diodes offers an elegant alternative to 5-terminal transistors for the assessment of bulk traps in the Si film and fast states at the interfaces of SOI structures. The density of fast states was found to be reasonably low ($10^{21} \text{ cm}^{-2} \text{ eV}^{-1}$) at the front interface in both SOS and SIMOX. A higher density of traps was determined for the buried interface and results probably from the oxygen implantation induced damage. The charge pumping in P-I-N diodes is a simple and accurate method and does not require any ad-hoc test device to be specially processed.

Acknowledgements. We thank Drs. C. Jaussaud, J. Margail, A. Auberton, B. Giffard (LETI), A. Chovet, G. Dimopoulos (LPCS) and Y. Gris (Thomson) for providing SIMOX and SOS structures.

REFERENCES

- /1/ Lee, J.H. and Cristoloveanu, S., IEEE Electron Dev. Lett. **EDL-7** (1986) 537.
- /2/ Haddara, H. and Ghibaudo, G., Solid-State Electron. **31** (1986) 1077.
- /3/ Chovet, A., Boukriss, B., Elewa, T. and Cristoloveanu, S., Appl. Surf. Science **30** (1987) 390.
- /4/ Tack, M.R., Wouters, D.J., Groeseneken, G.V., Claeys, C.L. and Maes, H.E., E-SOI Workshop, Meylan, France (1988).
- /5/ Elewa, T., Haddara, H., Cristoloveanu, S. and Davis, J., E-SOI Workshop, Meylan, France (1988).
- /6/ Brugler, J.S. and Jespers, P.G.A., IEEE Trans. Electron Device ED-16 (1969) 297.
- /7/ Haddara, H. and Cristoloveanu, S., Solid-State Electron. **29** (1986) 767.
- /8/ Eliot, A.B.M., Solid-State Electron. **19** (1976) 241.
- /9/ Balestra, F., Cristoloveanu, S., Benachir, M., Brini, J. and Elewa, T., IEEE Electron Device Lett. **EDL-8**, (1987) 410.