



CMOS image sensors: State-of-the-art

Albert J.P. Theuwissen *

Harvest Imaging, Kleine Schoolstraat, 9, B-3960 Bree, Belgium
Delft University of Technology, Mekelweg, 4, 2628 CD Delft, The Netherlands

ARTICLE INFO

Article history:

Available online 21 May 2008

The review of this paper was arranged by
Jurriaan Schmitz

ABSTRACT

This paper gives an overview of the state-of-the-art of CMOS image sensors. The main focus is put on the shrinkage of the pixels : what is the effect on the performance characteristics of the imagers and on the various physical parameters of the camera ? How is the CMOS pixel architecture optimized to cope with the negative performance effects of the ever-shrinking pixel size ? On the other hand, the smaller dimensions in CMOS technology allow further integration on column level and even on pixel level. This will make CMOS imagers even smarter than they are already.

© 2008 Elsevier Ltd. All rights reserved.

1. Introduction

Over the last decade, CMOS image sensor technology made huge progress. Not only the imager's performance was drastically improved, but also their commercial success boomed after the introduction of mobile phones with an on-board camera. Many scientists and marketing specialists predicted 15 years ago that CMOS image sensors were going to completely take over from CCD imagers, in the same way as CCD imagers did mid-eighties when they took over the imaging business from tubes [1].

Although CMOS has a strong position in imaging today, it did not rule out the business of CCDs. On the other hand, the CMOS-push drastically increased the overall imaging market due to the fact that CMOS image sensors created new applications areas and they boosted the performance of CCD imagers as well.

This paper describes the state-of-the-art of CMOS image sensors.

2. Impact of CMOS scaling on image sensors

It is common knowledge that the scaling effects in CMOS technology allow the semiconductor industry to make smaller devices. This rule holds for CMOS imaging applications as well.

Fig. 1 gives an overview of CMOS imager data published at IEDM and ISSCC of the last 15 years [2]. The bottom curve illustrates the CMOS scaling effects over the years, as described by the ITRS roadmap [3]. The second curve shows the technology node used to fabricate the reported CMOS image sensors, and the third curve illustrates the pixel size of the same devices. It should be clear that:

- CMOS image sensors use a technology node that is lagging behind the technology nodes of the ITRS. The reason for this is quite simple: very advanced CMOS processes used to fabricate digital circuits, are not imaging friendly (issues with large leakage current, low light sensitivity, noise performance, etc.).
- CMOS image sensor technology scales almost at the same pace as standard digital CMOS processes do.
- Pixel dimension scales with the technology node used, and the ratio is about a factor of 20.

Shrinking the pixel size for CMOS image sensors is a very important driver for the overall imaging business. It has a very large impact on various parameters of the complete camera system. For instance, if the pixel size of a CMOS image sensor is equal to p , the scaling factor for various parameters are (keeping the total pixel count unchanged):

- pixel pitch $\sim p$,
- pixel area $\sim p^2$,
- chip area $\sim p^2$,
- chip cost $\sim p^2$,
- energy to read the sensor $\sim p^2$,
- lens volume $\sim p^3$,
- camera volume $\sim p^3$,
- camera weight $\sim p^3$.

From this list it will be clear that there is a very strong driving force to shrink the pixel size as much as possible. Unfortunately, smaller pixels have a negative effect on their optical and electrical performance. For instance, the proportionality of the pixel performance are:

- signal-to-noise $\sim p^{-1}$,
- depth of field $\sim p^{-1}$,

* Address: Delft University of Technology, Mekelweg, 4, 2628 CD Delft, The Netherlands.

E-mail addresses: a.theuwissen@harvestimaging.com, a.j.p.theuwissen@tudelft.nl.




Fig. 1. Evolution of pixel size, CMOS technology node used to fabricate the devices and the minimum dimension according to the ITRS Roadmap.

- depth of focus $\sim p^{-1}$,
- dynamic range $\sim p^{-2}$.

The market for consumer applications is asking for smaller pixel sizes at the same time that progress in CMOS technology is also offering the means to fabricate them. But as can be concluded from the table above, smaller pixels result in a weaker performance. It is a real challenge to improve the pixel design as well as the processing technology, at a pace that can counteract the loss of performance as the pixels shrink.

3. CMOS pixel architectures

In principle a CMOS image sensor has a very similar architecture as a digital memory, see Fig. 2. It is composed of:

- An array of identical pixels, each having at least a photodiode and an addressing transistor, the number of pixels ranging from 330,000 for VGA-size imagers, to 17 M (or even more) for professional applications.
- A Y-addressing or scan register to address the sensor line-by-line, by activating the in-pixel addressing transistor.
- A X-addressing or scan register to address the pixels on one line, one after another.
- An output amplifier.




Fig. 2. Architecture of a two-dimensional CMOS image sensor.




Fig. 3. Passive CMOS pixel based on one in-pixel transistor, RS, used as the row-selection switch.

The structure of the pixels can be very simple: a combination of a photodiode and an addressing transistor that acts as a switch, see Fig. 3. The working principle can be understood as follows [4]:

- At the beginning of an exposure the photodiode is reverse biased to a high voltage (e.g. 3.3 V).
- During the exposure time, impinging photons decrease the reverse voltage across the photodiode.
- At the end of the exposure time the remaining voltage across the diode is measured, and its drop from the original value is a measure for the amount of photons falling on the photodiode during the exposure time.
- To allow a new exposure cycle, the photodiode is reset again.

This so-called passive pixel is characterized by a large fill factor (ratio of diode area and total pixel area), but unfortunately, the pixel is suffering from a large noise level as well. The reason for this is the mismatch between the small pixel capacitance and the large vertical bus capacitance.

A major improvement in the noise performance of the pixels was obtained by the introduction of the active pixel concept [5]: every pixel gets its own in-pixel amplifier, being a source-follower, see Fig. 4. The pixel is composed out of the photodiode, the reset transistor, the driver of the source-follower and the addressing transistor. The current source of the source-follower is placed at the end of the column bus. The working principle of the active pixel sensor is basically the same as for the passive pixel sensor:




Fig. 4. Active CMOS pixel based on an in-pixel amplifier. The transistors RST and RS are used for resetting and selection of the pixel.




Fig. 5. PPD CMOS pixel based on an in-pixel amplifier in combination with a pinned photodiode. RST, RS and TX are, respectively, the reset, row-select and transfer transistor.

- The photodiode is reverse biased or reset.
- Impinging photons decrease the reverse voltage across the photodiode.
- At the end of the exposure time the pixel is addressed and the voltage across the diode is brought outside the pixel by means of the source-follower.
- The photodiode is reset again.

This concept of active pixel sensor became very popular in the mid-nineties, it solved a lot of noise issues. Unfortunately, the KTC noise component, introduced by resetting the photodiode, still remained.

To solve the latter issue of thermal FET noise in the presence of a filtering capacitor, the so-called pinned photodiode pixel, also popular in CCD image sensors, was introduced, see Fig. 5 [6]. At the right side of this figure, one can recognize exactly the same structure as in the active pixel sensor. Additionally, to this pixel, an extra (pinned) photodiode is added which is connected to the readout circuit by means of an extra transfer gate, TX. With this pixel the photodiode is separated from the readout node.

The pinned photodiode pixel operates as follows:

- Conversion of the incoming photons is done in the (pinned) photodiode.
- At the end of the exposure, the readout node is reset by the reset transistor.
- A first measurement is done of the output voltage after reset.
- The photodiode is emptied by activating TX and transferring all charges from the photodiode to the readout node.
- A second measurement is done of the output voltage after transfer.
- The two measurements are subtracted from each other (correlated double sampling, CDS) [7].

The completely depleted pinned photodiode has several very attractive features:

- The KTC noise of the readout node can be completely cancelled by means of the CDS.
- CDS has also a positive effect on the $1/f$ noise of the source-follower, as well as on its residual off-set.
- The KTC noise of the photodiode itself is completely absent, because in the case of full depletion, the photodiode can be made completely empty.




Fig. 6. Shared pixel concept: 2×2 pinned photodiodes share the same in-pixel readout circuitry. RST and RS are the reset and row-select transistor, further selection of the individual pixels is done by means of the various transfer gates TX.

- The light sensitivity is depending on the width of the depletion layer, and consequently will be higher compared to a classical photodiode, because the depletion layer of a pinned photodiode stretches almost to the Si-SiO₂ interface.
- Because of the double junction (p⁺n and np-substrate), the intrinsic charge storage capacitance is higher, resulting in a larger dynamic range.
- The Si-SiO₂ interface is perfectly shielded by the p⁺ layer and keeps the interface fully filled with holes, that makes the leakage or dark current extremely low.

Considering all these advantages, it will be clear that the pinned photodiode is the preferred choice for CMOS image sensor pixels. Almost all products on the market these days make use of this pixel architecture, and it is the pinned photodiode that really boosted the introduction of CMOS image sensors into commercial products. Apparently, history is repeating: also the CCD business really took off after the introduction of the pinned photodiode [8].

The active CMOS pixel with a pinned photodiode is characterized by four transistors and five interconnections in each pixel, and this “complicated” architecture results in a relatively low fill factor. From the overview sketched in Fig. 1, it is clear that it is very hard to make pixels smaller than $3 \mu\text{m}$ based on the PPD concept. The in-pixel periphery consumes too much space.

An answer to this issue can be found in the “shared pixel” concept: several neighboring pixels share the same output circuitry [9,10]. The basic idea is illustrated in Fig. 6: a group of two by two pixels have in common the source-follower, the reset transistor, the addressing transistor and the readout node. Next to the listed components, the cluster of pixels has four pinned photodiodes and 4 transfer gates. The timing of pixels becomes a bit more complicated, but the shared pixel architecture is now characterized by eight interconnects and seven transistors, resulting in two interconnects and 1.75 transistors per photodiode. The positive effect on the fill factor should be clear. The price one has to pay for the shared pixel concept is an asymmetry in pixel design. The four individual pinned photodiodes of a cluster as shown in Fig. 6 are no longer perfectly identical to each other: within a square area, four pinned photodiodes plus three transistors need to be placed. This results in a fixed pattern noise component that needs to be corrected during the image-processing phase.

Lately, reported image sensors with pixel sizes smaller than 3 μm and even down to 1.45 μm are all based on the shared pixel concept with pinned photodiodes.

4. Photon shot noise

Image sensors are characterized by many different noise sources, which can be categorized in temporal noise and spatial noise sources. Examples are:

- Temporal noise: kTC noise, Johnson noise, flicker noise, RTS noise, dark current shot noise, photon shot noise, power supply noise, phase noise, quantization noise, etc.
- Spatial noise: dark fixed pattern, light fixed pattern, column fixed pattern, row fixed pattern, defect pixels, dead and sick pixels, scratches, etc.

It is not the purpose of this paper to study all these noise sources, only one important noise component will be discussed: the photon shot noise. This is the noise component due to the statistical variation in the amount of photons impinging the sensor during the exposure time. The latter is a stochastic process that can be described by Poisson statistics. If a pixel receives an amount of photons, equal to μ_{ph} during the exposure time, then this value μ_{ph} is the average value, that is also characterized by a noise component σ_{ph} , representing the photon shot noise. The relation between average value μ_{ph} and its associated noise σ_{ph} , is given by

$$\sigma_{ph} = \sqrt{\mu_{ph}}$$

After absorption of the incoming photons into the silicon, the flux of μ_{ph} photons results in μ_e electrons in every pixel, characterized by a noise component σ_e , connected by the same square root relation.

This ever-present photon shot noise component has a very interesting impact on the signal-to-noise behavior of an imaging system: in the case of a perfect noise-free imager in a perfect noise-free camera, the performance of the camera system is fully photon shot noise limited. The maximum signal-to-noise ratio $(S/N)_{MAX}$ is then given by

$$\left(\frac{S}{N}\right)_{MAX} = \frac{\mu_e}{\sigma_e} = \frac{\mu_e}{\sqrt{\mu_e}} = \sqrt{\mu_e}$$

or, the maximum signal-to-noise ratio is equal to the square root out of the signal value! This observation leads to an interesting rule of thumb: to make decent images for consumer applications, a minimum signal-to-noise ratio of 40 dB or more is needed, translated by means of the above-mentioned formula into 10,000 electrons within every pixel. (This number tends to slowly go down due to extensive image-processing and image-noise removal.)

On one hand, while the CMOS technology is shrinking further down, allowing for smaller pixels, the lower limit of the pixel size will no longer be determined by the minimum dimensions set by the CMOS technology, but it will be determined by the amount of electrons that can be stored in the pixel.




Fig. 8. Ramp voltage for the single-slope (top) and multi-slope (bottom) ADC, in relation to the photon shot noise and quantization noise.




Fig. 7. Basic architecture of a column-parallel single-slope analog-to-digital converter.




Fig. 9. Basic architecture of a column-parallel single-slope, multi-ramp analog-to-digital converter.

5. Analog-to-digital converters for CMOS image sensors

It should be clear that in the era of digital imaging, most CMOS image sensors are provided with an analog-to-digital converter allowing the output signal to be accessible in the digital domain. Classical ADC architectures can be used in combination with the CMOS imager, e.g. flash converter, sigma-delta converter, successive approximation, single-slope ADC, pipelined ADC, cyclic ADC, etc. Only one particular architecture will be discussed in this paper: the single-slope ADC. This concept is very appealing in the case the CMOS imager is provided with an ADC for every column or even for every pixel. Especially, column-parallel conversion has some very interesting advantages for high-speed applications. Because in this case the sensor chip has as many ADCs as it has columns, and all these ADCs work fully in parallel [11].

The basic working principle of the single-slope ADC is illustrated in Fig. 7. The analog input signal V_{IN} that needs to be converted, is compared to an analog ramp signal V_{ramp} . A digital counter generates the latter. At the moment that the two voltages V_{IN} and V_{ramp} are equal to each other, the comparator changes state and latches the counter value into a memory. The data stored into the memory will be the digital value corresponding to the analog input voltage V_{IN} . In the case of column-parallel conversion, the imager has at every column a comparator and a digital memory. The digital counter is common for all pixels on a single row.

After digitization, the output signal of the camera will have an extra quantization noise component σ_{ADC} , equal to:

$$\sigma_{ADC} = \frac{V_{LSB}}{\sqrt{12}}$$

with V_{LSB} being the analog voltage of the least significant bit.

In relation to the photon shot noise, an interesting observation can be made: the noise floor in the output signal of an image sensor is always (best-case) determined by the photon shot noise. The latter will be small for small output signals of the sensor, but it will be large for large output signals of the sensor. In the case of a large output signal, the quantization error of the ADC does not have to be as low as it should be for smaller output signals. This idea allows an ADC converter with an adaptive quantization step: small for small signals, large for large signals. This idea can be relatively easily implemented by means of the single-slope ADC. In that case the ramp, generated originally by the

digital counter, will be no longer linear with respect to the time, but can have a piece-wise-linear approach as shown in Fig. 8 [12]. Next to the ramp itself, in Fig. 8 also the photon shot noise is indicated as well as the quantization noise. It can be seen that when the quantization step is increased, the quantization noise is increased as well. But as long as it stays well below the photon shot noise, it will not hamper the performance of the sensor. In this simple example (in which the quantization noise is kept a factor of 2 below the photon shot noise), the ADC is changing from a single-slope to a so-called multi-slope ADC. In this way, its speed is increased by a factor of 3 without further increasing its power consumption.

Another way of increasing the speed of the single-slope ADC is changing the concept to a single-slope, multiple-ramp concept. In this configuration, several ramps are running in parallel, they all have the same slope, but they differ from each other by a DC offset [13]. Before starting the conversion, a coarse ADC action is performed, to assign every column of the image sensor to a dedicated ramp. The coarse conversion is followed by a fine conversion cycle, and at the end, both results are combined. In Fig. 9, the multiple-ramp concept is illustrated: at first the coarse action is taking place and its output is memorized in a 2-bit memory cell (2 bits in this example with four parallel ramps).

These 2 bits not only represent the most significant bits of the digital words, but they also contain the information to which ramp the column needs to be assigned for the fine conversion. During the latter, the four parallel ramps are offered to all columns, but every column is checked against only one particular ramp. It should be clear that the increase in speed is about equal to the number of parallel ramps (neglecting the time needed to perform the coarse ADC).

6. Conclusion

CMOS image sensors made a huge technological progress over the last decade. The introduction of the pinned photodiode really boosted their success. Exploring the typical characteristics, needs and requirements of the imaging application can result in very attractive circuits and devices that increase the performance of the imagers. Because of the ever-shrinking dimensions in CMOS technology, further integration on column level and even on pixel level can make the imagers even smarter than they are already.

References

- [1] Fossum ER. Active pixel sensors versus CCDs. In: IEEE workshop on CCDs & AIS; 1993.
- [2] International electron devices meeting and international solid-state circuits conference. Digest of technical papers from 1990 till 2007.
- [3] ITRS Roadmap. <www.itrs.net>.
- [4] Yadid-Pecht O et al. A random access photodiode array for intelligent image capture. IEEE Trans Electron Dev 1991:1772–80.
- [5] Weckler GP. Operation of p–n junction photodetectors in a photon flux integrating mode. IEEE J Solid-State Circ 1967:65–73.
- [6] Guidash RM et al. A 0.6 μm CMOS pinned photodiode color imager technology. IEDM Tech Digest 1997:927–9.
- [7] White MH, et al. Characterization of charge-coupled device line and area-array imaging at low light levels. ISSCC digest of technical papers; 1973. p. 134–5.
- [8] Teranishi N et al. No image lag photodiode structure in the interline CCD image sensor. IEDM Tech Digest 1982:324–7.
- [9] Takahashi H, et al. Digital image sensor with 1.5 transistor/pixel. ISSCC digest of technical papers; 2004. p. 108–9.
- [10] Mori M, et al., A 1/4 in. 2 M pixel CMOS image sensor with 1.75 transistors/pixel. ISSCC digest of technical papers; 2004. p. 110–1.
- [11] Sugiki T, et al. A 60 mW 10 bit CMOS image sensor with column-to-column FPN reduction. ISSCC digest of technical papers; 2000. p. 108–9.
- [12] Snoeij MF, et al. A low power column-parallel 12-bit ADC for CMOS imagers. In: IEEE workshop on CCDs & AIS; 2005. p. 169–72.
- [13] Snoeij MF, et al. A CMOS image sensor with a column-level multi-ramp single-slope ADC. ISSCC digest of technical papers; 2007. p. 506–7.