

Queensland University of Technology Brisbane Australia

This may be the author's version of a work that was submitted/accepted for publication in the following source:

Zhu, Binxin, Ding, Feng, & Vilathgamuwa, Don Mahinda
(2020)
Coat circuits for DC-DC converters to improve voltage conversion ratio. *IEEE Transactions on Power Electronics*, 35(4), Article number: 87947733679-3687.

This file was downloaded from: https://eprints.gut.edu.au/203324/

### © 2020 IEEE

This work is covered by copyright. Unless the document is being made available under a Creative Commons Licence, you must assume that re-use is limited to personal use and that permission from the copyright owner must be obtained for all other uses. If the document is available under a Creative Commons License (or other specified license) then refer to the Licence for details of permitted re-use. It is a condition of access that users recognise and abide by the legal requirements associated with these rights. If you believe that this work infringes copyright please provide details by email to qut.copyright@qut.edu.au

License: Creative Commons: Attribution-Noncommercial 4.0

**Notice**: Please note that this document may not be the Version of Record (*i.e.* published version) of the work. Author manuscript versions (as Submitted for peer review or as Accepted for publication after peer review) can be identified by an absence of publisher branding and/or typeset appearance. If there is any doubt, please refer to the published source.

https://doi.org/10.1109/tpel.2019.2934726

# Coat Circuits for DC-DC Converters to Improve Voltage Conversion Ratio

Binxin Zhu<sup>1\*</sup>, Member, IEEE, Feng Ding<sup>1</sup> and D. Mahinda Vilathgamuwa<sup>2</sup>, Senior Member, IEEE

Abstract—The voltage conversion ratio of basic DC/DC converters is limited due to the influence of parasitic elements of circuits and components. In this paper, a family of passive circuits termed as "coat circuits" are proposed for conventional DC/DC converters. Not only voltage step-up capacity can be improved but also the voltage stress of components can be decreased by adding coat circuits to basic DC/DC converters. Moreover, no additional active switches are needed in the coat circuits, that means the control and driver circuits of the converters are not changed. Cuk converter with the coat circuit has been analyzed as an example, and a 200W experimental prototype has been built to verify the validity of the theoretical analysis.

*Index Terms*: coat circuit, basic DC/DC converter, voltage conversion ratio

### I. INTRODUCTION

Conventional basic DC/DC converters such as buck, boost, buck-boost, Cuk, SEPIC and Zeta circuits are widely used in various industrial and consumer applications. In ideal conditions, by adjusting the duty cycle of the switch, any voltage conversion ratio can be achieved using these converters. However, in actual working conditions, the boost capacity of these converters is greatly limited by parasitic elements of the circuit and the voltage drop across the switch and diode [1-3]. And this also makes the application of basic DC/DC converters difficult in situations where a wider input and output voltage range or a larger voltage conversion ratio is required [4-7].

To achieve a high voltage conversion ratio, many solutions such as the use of transformers, coupled inductors, cascade structures, switch-capacitors, voltage multipliers (VMs) or combination of aforementioned techniques have been proposed. However, the use of transformer would increase the overall size and cost of the system in situation where isolation is not required [8-9]. The leakage inductive energy of the coupled inductor needs to be considered as it not only increases voltage stress across the switching devices but also necessitates the deployment of complex snubber circuits [10-12]. When cascaded converters are used several stages are required and that apparently increases the cost and reduces the efficiency of the system. Furthermore, it requires high voltage components at the output stage [13-14]. Switched capacitor converters have some fundamental problems such as the requirement of large switches, pulsating input current and complex driving circuit [15-16]. High voltage conversion gain can also be achieved by combining voltage multipliers (VMs) with the conventional boost converters [17-23] where some common advantages like adjustable voltage conversion ratio, lower voltage stresses on semiconductor components are evident. However, there are also some common disadvantages, firstly, at least two-phase interleaved boost converters have to be used together with the VMs, secondly, the combined duty cycle of the two switches has to be greater than 1 and there are limitations/boundaries of the selectable duty ratios. Based on buck-boost and SEPIC converters, two high step-up DC/DC converters capable of low voltage stress on the switch are proposed in [24] and [25] respectively. These two converters do not need additional switches, the control and drive circuit is as simple as basic DC/DC converters. However, as the topological structure of these two converters is fixed, the high step-up voltage conversion capacity of such converters cannot be changed.

This paper presents a family of generalized passive circuits termed as "coat circuits" for DC/DC converters to acquire a variable high voltage step-up capacity. These circuits are termed as coat circuits because such circuits surround the DC/DC converters like a coat and they only need additional passive elements to fit the voltage conversion ratio requirement akin to tailoring coats for peoples' body frame requirements. The proposed coat circuits do not need any additional active switches, and they do not affect the control or driver circuit design. Topology, working principles and performance characteristics of the DC/DC converters with the proposed coats are discussed in sections II and III respectively. The accuracy of the theoretical analysis and the converter characteristics are verified by experiments in section IV.

This work was supported in part by the National Natural Science Foundation of China (51707103) and in part by Hubei Provincial Key Laboratory on Operation and Control of Cascaded Hydropower Station (2017KJX08).

B. Zhu and F. Ding are with the College of Electrical Engineering and New Energy, China Three Gorges University, Yichang, Hubei, CN (e-mail: zhubinxin40@163.com, dingfeng321@163.com). D. M. Vilathgamuwa is with the School of Electrical Engineering and Computer Science, Queensland University of Technology, Brisbane, Queensland, AUS (e-mail: mahinda.vilathgamuwa@qut.edu.au).

### II TOPOLOGIES AND WORKING PRINCIPLE

Fig. 1 shows the topologies of the basic DC/DC converters with the proposed coat circuits. The structure of coat circuit for boost and SEPIC converters is identical and there are also two other common characteristics among these coat circuits.

1) All coat circuits are composed of several basic units, and the number of basic units can be adjusted according to the application requirements.

2) Each basic unit of the proposed coat circuits contains two capacitors, one inductor and one diode.



Fig. 1. Topologies of the DC/DC converters with the proposed coat circuits: (a) boost converter, (b) Cuk converter, (c) buck-boost converter, (d) SEPIC converter, (e) Zeta converter.



Fig. 2. Topology of the Cuk converter with the coat circuit of two basic cells.

Fig. 2 shows the topology of the Cuk converter with the coat circuit of two basic cells (Cuk-TBC). To simplify, Cuk-TBC has been analyzed in sections II, III and IV as an example. The assumptions for the analysis are given as follows:

1) All components are considered ideal and all effects of parasitic parameters are neglected.

2) The capacitance of all capacitors are larger enough and the influence of capacitor voltage ripple is negligible.

Similar to Cuk converter, there are two modes when Cuk-TBC operates in continuous conduction mode (CCM) as shown in Fig. 3 and Fig. 4 shows the key waveforms of the Cuk-TBC during one switching period. Detailed working process of the converter is presented as follows:

*Mode*  $I[t_0-t_1]$ , Fig. 3(a): Switch S<sub>1</sub> is turned on and all diodes work in the off-state. During this stage, the input voltage source charges the inductor  $L_1$ , the capacitor  $C_1$  charges the inductor  $L_2$ and the capacitor  $C_2$ , the capacitor  $C_{11}$  and  $C_1$  charge the inductor  $L_{11}$  and the capacitor  $C_{12}$ , the capacitor  $C_{21}$ ,  $C_{11}$  and  $C_1$  charge the inductor  $L_{21}$  and the output stage  $(C_{22}//R_L)$ , and all inductor currents are increased linearly. In this interval,  $C_2$ ,  $C_{12}$  and  $C_{22}$ are charged while  $C_1$ ,  $C_{11}$  and  $C_2_1$  are discharged.

$$\begin{cases}
 u_{L1} = u_{in} \\
 u_{L2} = u_{C1} - u_{C2} \\
 u_{L11} = u_{C1} + u_{C11} - u_{C12} \\
 u_{L21} = u_{C1} + u_{C11} + u_{C21} - u_{C22}
\end{cases}$$
(1)

*Mode*  $2[t_1-t_2]$ , Fig. 3(b): Switch S<sub>1</sub> is turned off. During this stage, all diodes work in the on-state. The inductor current of  $L_1$  branches off through three paths; firstly through  $C_1$ , D<sub>1</sub> and  $u_{in}$ , secondly through  $C_1$ ,  $C_{11}$ , D<sub>11</sub>,  $C_2$  and  $u_{in}$ , and thirdly through  $C_1$ ,  $C_{11}$ ,  $C_{21}$ , D<sub>21</sub>,  $C_{12}$  and  $u_{in}$ . The inductor current of  $L_2$  flows through D<sub>1</sub> and  $C_2$ , the inductor current of  $L_{11}$  flows through D<sub>11</sub>,  $C_2$  and  $C_{12}$ , the inductor current of  $L_{21}$  flows through D<sub>11</sub>,  $C_1$  and  $C_2$ , the inductor current of  $L_{21}$  flows through D<sub>21</sub>,  $C_{12}$  and the output stage ( $C_{22}//R_L$ ). In this interval,  $C_1$ ,  $C_{11}$  and  $C_{21}$  are charged while  $C_2$ ,  $C_{12}$  and  $C_{22}$  are discharged, and all inductor currents are decreased.

$$\begin{aligned}
 u_{L1} &= u_{in} - u_{C1} = u_{in} + u_{C2} - u_{C1} - u_{C11} \\
 &= u_{in} + u_{C12} - u_{C1} - u_{C11} - u_{C21} \\
 u_{L2} &= -u_{C2} = -u_{C11} \\
 u_{L11} &= u_{C2} - u_{C12} = -u_{C21} \\
 u_{L21} &= u_{C12} - u_{0}
 \end{aligned}$$
(2)



Fig. 3. Equivalent circuits of the two working states.



Fig. 4. Key waveforms of the converter during one switching period.

The working principle and analysis process of other converters are similar to the above analysis of Cuk-TBC and as such they are not discussed here.

### **III. PERFORMANCE CHARACTERISTICS**

The performance characteristics of Cuk-TBC are illustrated as an example in this section and the characteristics of other converters of Fig. 1 have been summarized in Table I.

### A. Voltage conversion ratio

By volt-second balance of the inductor  $L_1$ ,  $L_2$ ,  $L_{11}$  and  $L_{21}$  as given in (1) and (2), the following formulae can be obtained:

$$\begin{cases} u_{C1} = \frac{u_{in}}{1 - D} \\ u_{C2} = \frac{D \cdot u_{in}}{1 - D} \\ u_{C11} = u_{C21} = \frac{D \cdot u_{in}}{1 - D} \\ u_{C12} = \frac{2D \cdot u_{in}}{1 - D} \\ u_{o} = u_{C22} = \frac{3D \cdot u_{in}}{1 - D} \end{cases}$$
(3)

Based on (3), the voltage conversion ratio (M) can be obtained as follows:

$$M = \frac{u_{\rm o}}{u_{\rm in}} = \frac{3D}{1-D} \tag{4}$$

Extending the above analysis to a converter with *n* basic cells:

$$\begin{cases} u_{C1} = \frac{u_{in}}{1 - D} \\ u_{C2} = u_{C11} = u_{C21} = \dots = u_{Cn1} = \frac{D \cdot u_{in}}{1 - D} \\ u_{Ci2} = \frac{(i + 1) \cdot D}{1 - D} \\ u_{o} = u_{Cn2} = \frac{(n + 1)D \cdot u_{in}}{1 - D} \\ M = \frac{u_{o}}{u_{in}} = \frac{(n + 1) \cdot D}{1 - D} \end{cases}$$
(5)

where  $i \in [1, n]$ .

### B. Voltage and Current Stress of Components

As shown in Fig 2, the voltage stress on switch  $S_1$ , diodes  $D_1$ ,  $D_{11}$  and  $D_{21}$  can be expressed as  $u_{S1}$ ,  $u_{D1}$ ,  $u_{D11}$  and  $u_{D21}$  respectively. Based on (3), they can be obtained as (7).

Based on (5), extending the voltage stress of diodes of the converter with n basic cells is (8).

$$\begin{cases} u_{S1} = u_{D1} = u_{C1} = \frac{u_{in}}{1 - D} \\ u_{D11} = u_{C1} + u_{C11} - u_{C2} = \frac{u_{in}}{1 - D} \\ u_{D21} = u_{C1} + u_{C11} + u_{C21} - u_{C12} = \frac{u_{in}}{1 - D} \\ u_{D11} = u_{D21} = \dots = u_{Dn1} = \frac{u_{in}}{1 - D} \end{cases}$$
(8)

The total voltage stress on diodes of the converter with n basic cells can be calculated as (8), which is the same as the conventional Cuk converter. And the voltage stress on switch of the converter with n basic cells is lower than that of the conventional Cuk converter as given in (7). Therefore, the total voltage stress on semiconductor components with the coat circuit will be lower. However, when all the capacitors and inductors are taken into consideration, the total voltage stress on all components with the coat circuit will be higher.

In order to simplify the current stress analysis, the current ripple of  $i_{L1}$ ,  $i_{L2}$ ,  $i_{L11}$ ,  $i_{L21}$  and  $i_0$  can be ignored, and their DC values are represented as  $I_{L1}$ ,  $I_{L2}$ ,  $I_{L11}$ ,  $I_{L21}$  and  $I_0$  respectively. Based on capacitor charge balance requirement of  $C_{22}$ ,  $C_{21}$ ,  $C_{12}$ ,  $C_{11}$  and  $C_2$ , the average current of diodes D<sub>1</sub>, D<sub>11</sub>, D<sub>21</sub> and inductors  $L_2$ ,  $L_{11}$  and  $L_{21}$  are found to be equal to the output average current  $I_0$ , which can be expressed as in (9).

$$I_{\rm D1} = I_{\rm D11} = I_{\rm D21} = I_{\rm L2} = I_{\rm L11} = I_{\rm L21} = I_{\rm o}$$
(9)

To simplify the analysis, the efficiency of the converter is assumed to be 100%. Thus, the input average current  $I_{L1}$  is

$$I_{\rm L1} = I_{\rm o} \cdot \frac{3D}{1-D} \tag{10}$$

According to Fig. 3(a), the average and RMS current of switch  $S_1$  can be obtained as (11).

$$\begin{cases} I_{\rm S1} = I_{\rm o} \cdot \frac{3D}{1-D} \\ I_{\rm S1-RMS} = \sqrt{\left(\frac{3I_{\rm o}}{1-D}\right)^2 \cdot D} \end{cases}$$
(11)

When extending the analysis to the converter with n basic cells, equation (12) can be obtained.

$$\begin{cases} I_{D1} = I_{D11} = I_{D21} = \dots = I_{Dn1} = I_{o} \\ I_{L2} = I_{L11} = I_{L21} = \dots = I_{Ln1} = I_{o} \\ I_{L1} = I_{S1} = I_{o} \cdot \frac{(n+1) \cdot D}{1-D} \\ I_{S1-RMS} = \sqrt{\left(\frac{(n+1) \cdot I_{o}}{1-D}\right)^{2} \cdot D} \end{cases}$$
(12)

## C. Characteristics of DC-DC Converters with and without the Proposed Coat Circuits

The characteristics of basic DC-DC converters with and without coat circuits are shown in Table I. With the number of basic unit n increases, the voltage conversion ratio of basic DC-

DC converters is improved and the voltage stress on semiconductor components is decreased. Moreover, no additional switch is needed in coat circuit, which means the control and drive circuit of the converter with the coat circuit is as simple as the corresponding basic DC/DC converter.

COMPARISON OF THE DC-DC CONVERTERS WITH AND WITHOUT THE PROPOSED COAT CIRCUITS.

Topology	Boost converter		Buck-boost converters		Cuk, SEPIC, Zeta converters	
	with coat circuit	without coat circuit	with coat circuit	without coat circuit	with coat circuit	without coat circuit
Number of switches	1	1	1	1	1	1
Number of diodes	1+ <i>n</i>	1	1+ <i>n</i>	1	1+ <i>n</i>	1
Number of inductors	1+ <i>n</i>	1	1+ <i>n</i>	1	2+ <i>n</i>	2
Number of capacitors	1+ <i>n</i>	1	1+ <i>n</i>	1	2+ <i>n</i>	2
Voltage conversion ratio	$\frac{1+n \cdot D}{1-D}$	$\frac{1}{1-D}$	$\frac{(n+1)\cdot D}{1-D}$	$\frac{D}{1-D}$	$\frac{(n+1)\cdot D}{1-D}$	$\frac{D}{1-D}$
Diode and Switch voltage stress	$\frac{u_o}{1+n \cdot D}$	<i>U</i> o	$\frac{u_o}{(n+1)\cdot D}$	$u_{\rm o}$ + $u_{\rm in}$	$\frac{u_o}{(n+1)\cdot D}$	$u_{ m o}$ + $u_{ m in}$

### IV. DISCONTINUOUS CURRENT MODE AND BOUNDARY CONDITION

To simply the analysis process, assuming  $L_1 = L_2 = L_{11} = L_{21} = L$ , that means peak to peak current ripples of inductor  $L_1$ ,  $L_2$ ,  $L_{11}$  and  $L_{21}$  are equal as shown in (13) and according to (1)-(3).



Fig. 5. Key waveforms of the converter working in DCM.



(b)

Fig. 6. Equivalent circuits of the DCM.

$$\Delta i_{L1} = \Delta i_{L2} = \Delta i_{L11} = \Delta i_{L21} = \Delta i_L = \frac{u_{\rm in} \cdot DT_s}{L}$$
(13)

As shown in Fig 5, after the sum of  $i_{L2}$ ,  $i_{L11}$  and  $i_{L21}$  decreases to zero at  $t_2$ , the current direction of the inductors  $L_2$ ,  $L_{11}$  and  $L_{21}$ are reversed as shown in Fig. 6(a). During  $t_2$  to  $t_3$ ,  $i_{L1}$  decreases while  $i_{L2}$ ,  $i_{L11}$  and  $i_{L21}$  increase in the negative direction. When the amplitudes of  $i_{L1}$  and the sum of currents  $i_{L2}$ ,  $i_{L11}$  and  $i_{L21}$  are equal at  $t_3$  which is denoted as  $I_M$ , diodes D<sub>1</sub>, D<sub>11</sub> and D<sub>21</sub> are turned off. During  $t_3$  to  $t_4$ ,  $i_{L1}$ ,  $i_{L2}$ ,  $i_{L11}$  and  $i_{L21}$  are kept constant, as shown in Fig. 6(b).

By applying the principle of inductor volt-second balance to  $L_1, L_2, L_{11}$  and  $L_{21}$ , (14) and (15) can be obtained.

$$\begin{cases} u_{C1} = u_{in} \cdot \frac{D + D_M}{D_M} \\ u_{C11} = u_{C21} = u_{C2} = u_{C1} \cdot \frac{D}{D + D_M} = u_{in} \cdot \frac{D}{D_M} \\ u_{C12} = u_{in} \cdot \frac{2D}{D_M} \\ u_o = u_{C22} = u_{in} \cdot \frac{3D}{D_M} \\ M = \frac{u_o}{u_{in}} = \frac{3D}{D_M} \end{cases}$$
(15)

The duty cycle D is the control signal of the converter and can be considered known. But  $D_M$  is unknown, and hence another equation is needed to eliminate  $D_M$  to obtain the voltage conversion ratio M.

By capacitor charge balance of  $C_1$ ,  $C_2$ ,  $C_{11}$ ,  $C_{12}$ ,  $C_{21}$  and  $C_{22}$ , the average current of inductors  $L_2$ ,  $L_{11}$  and  $L_{21}$  is equal to the average output current  $I_0$ . Additionally, according to the balance of input and output power of the converter, (16) can be deduced. Based on Fig. 5, the average current of inductors  $L_1$ ,  $L_2$ ,  $L_{11}$  and  $L_{21}$  can also be calculated as in (17).

$$\begin{cases} I_{L2} = I_{L11} = I_{L21} = I_o = \frac{u_o}{R_L} \\ I_{L1} = \frac{u_o^2}{R_L \cdot u_{in}} \end{cases}$$
(16)  
$$\begin{cases} I_{L2} = I_{L11} = I_{L21} = \frac{u_{in} \cdot DT_s}{2L} \cdot (D + D_M) - \frac{I_M}{3} \\ I_{L1} = \frac{u_{in} \cdot DT_s}{2L} \cdot (D + D_M) + I_M \end{cases}$$
(17)

By using (15)-(17), the voltage conversion ratio of the converter in DCM can be obtained as follows:

ſ

$$M = \frac{u_{\rm o}}{u_{\rm in}} = \sqrt{\frac{2R_L D^2 T_s}{L}}$$
(18)

In the boundary condition mode (BCM), the voltage conversion ratio of the CCM is equal to that of the DCM, then from (4) and (18), the boundary factor which is defined as  $\alpha$  here, can be obtained by (19). If  $\alpha$  is larger than 1, the converter works on DCM and if  $\alpha$  is smaller than 1, the converter works on CCM.

$$\alpha = \frac{2(1-D)^2 \cdot T_s \cdot R_L}{9L} \tag{19}$$

Extending the above analysis to a converter with *n* basic cells, the following equations can be obtained.

$$M = \frac{u_{\rm o}}{u_{\rm in}} = \sqrt{\frac{(n+2)R_L D^2 T_s}{2L}}$$
(20)

$$\alpha = \frac{(n+2) \cdot (1-D)^2 \cdot T_s \cdot R_L}{2L \cdot (n+1)^2}$$
(21)

The characteristics of the boost, buck-boost and other basic DC/DC converters with the proposed coat circuits are summarized in Table II. Expressions for the boundary factor  $\alpha$ , as well as for the solutions of the dc conversion ratios in CCM and DCM are given.

 TABLE II

 SUMMARY OF CCM-DCM CHARACTERISTICS FOR THE BASIC DC-DC CONVERTERS WITH THE PROPOSED COAT CIRCUITS.

Topology	α (α>1, DCM)	DCM M	CCM M
Boost	$\frac{\left(1-D\right)^2 \cdot D \cdot T_s \cdot R_L}{2L \cdot \left(1+n \cdot D\right)}$	$\frac{1 + \sqrt{1 + \frac{2(n+1) \cdot D^2 \cdot T_s \cdot R_L}{L}}}{2}$	$\frac{1+n\cdot D}{1-D}$

Buck-boost	$\frac{(1-D)^2 \cdot T_s \cdot R_L}{2L \cdot (n+1)}$	$\sqrt{\frac{(n+1)R_L D^2 T_s}{2L}}$	$\frac{(n+1)\cdot D}{1-D}$
Zeta, Sepic, Cuk	$\frac{(n+2)\cdot(1-D)^2\cdot T_s\cdot R_L}{2L\cdot(n+1)^2}$	$\sqrt{\frac{(n+2)R_L D^2 T_s}{2L}}$	$\frac{(n+1)\cdot D}{1-D}$

### V. EXPERIMENTAL RESULTS

A 200W Cuk-TBC experimental prototype has been built to verify the accuracy of the above theoretical analysis. The specifications of the prototype are shown in Table III. And the experimental waveforms are shown in Fig. 7.





Fig. 7. Experimental waveforms of the prototype when the input voltage is 48V: (a) duty cycle, input voltage, output voltage and Voltage across  $S_1$ , (b) Voltage across diodes, (c) and (d) Voltage across capacitors, (e) Inductor currents, (f) diodes and  $S_1$  currents.

(c)

Table III           Specifications of the experimental prototype.				
Parameter	Values			
Input voltage $(u_{in})$	48V			
Output voltage $(u_o)$	24-400V			
Output power $(P_o)$	200W			
Switching frequency $(f_s)$	100kHz			
Switch (S <sub>1</sub> )	IRFB4332			
Diodes (D1, D11, D21)	IDT12S60C			
Capacitors( $C_1$ , $C_{11}$ , $C_{21}$ , $C_2$ , $C_{12}$ , $C_{22}$ )	5μF			
Inductors $(L_1, L_2, L_{11}, L_{21})$	500µH			
Load resistance $(R_L)$	800Ω			

Fig. 7(a) shows the waveforms of  $u_{gs1}$ ,  $u_{in}$ ,  $u_o$  and  $u_{s1}$ , the voltage conversion gain is approximately 8.4 when the duty cycle is near 0.75, which is nearly to (6). Voltage waveforms across D<sub>1</sub>, D<sub>11</sub> and D<sub>21</sub> are shown in Fig. 7(b), and voltage stress of the above diodes and S<sub>1</sub> is approximately 187V which is consistent with (7). Fig. 7(c) and (d) show the waveforms of  $u_{c2}$ ,  $u_{c12}$ ,  $u_{c22}$ ,  $u_{c11}$ ,  $u_{c21}$  and  $u_{c1}$ . The average values of  $u_{c1}$ ,  $u_{c12}$  and  $u_{c21}$  are about 185V, 267V and 400V respectively, and the average value of  $u_{c11}$ ,  $u_{c21}$  and  $u_{c2}$  is approximately 133V which is consistent with equation (5). Fig. 7(e) shows the current waveforms of  $L_1$ ,  $L_2$ ,  $L_{11}$  and  $L_{21}$ . The DC value of  $i_{L1}$  is about 4A, and the DC value of  $i_{L2}$ ,  $i_{L11}$  and  $i_{L21}$  is about 0.5A. Fig. 7(f) shows the current waveforms of  $i_{A}$ , and the DC value of  $i_{A}$ , and the DC value of  $i_{D1}$ ,  $i_{D11}$ ,  $i_{D11}$  and  $i_{D21}$  is about 0.5A, which is consistent with equation (12).

 Table IV

 VOLTAGE STRESSES ON ALL COMPONENTS OF THE EXPERIMENTAL PROTOTYPE.

Parameter	Theoretical analysis values (V)	Experimental results (V)
Switch $(S_1)$	181.1	187
Diodes $(D_1, D_{11}, D_{21})$	181.1	187
$L_{I} = \frac{1}{2} \left( I \right)$	48 (S <sub>1</sub> on)	48
Inductor $(L_1)$	-133.1 (S <sub>1</sub> off)	-135
Inductors (I I I)	48 (S <sub>1</sub> on)	50
$(L_2, L_{11}, L_{21})$	-133.1 (S <sub>1</sub> off)	-135
Capacitor $C_1$	181.1	186
Capacitors $(C_{11}, C_{21}, C_2)$	133.1	137
Capacitor $C_{12}$	266.3	270
Capacitor $C_{22}$	400	401

Moreover, theoretical analysis and experimental results of the voltage stress on all the components of the prototype are given in Table IV when output voltage is 400V. The experimental results are the maximum voltage on the components of the prototype, due to the influence from capacitor ripple, the actual voltage stress on all the components of the converter will be higher than that under the ideal condition. Generally, the experimental results match well with those obtained from the theoretical analysis.

The efficiency waveform of the converter under different loading condition is shown in Fig. 8(a). When the output power is 200W, the maximum efficiency of the converter is nearly to 94.7%. The efficiency waveform of the converter with different output voltages is plotted in Fig. 8(b). When the output voltage is 325V, the maximum efficiency of the converter is nearly to 95%.



Fig. 8 The efficiency waveforms of the converter: (a) the output voltage is 400V with different load resistance, (b) the load resistance is  $800\Omega$  with different output voltage.

The calculated loss distribution of the experimental prototype is shown in Fig. 9(a) when the output voltage is 400V, the main losses are on switch, diodes and inductors, which are nearly to 3.05W, 1.2W and 3.25W, respectively. The thermal image of the prototype is given in Fig. 9(b) under the same working conditions. The ambient temperature is  $25.8 \degree$  C, and the maximum temperature of the switch is about  $50.9\degree$ C. The thermal image has also proved the effectiveness of the

### calculation results.



Fig. 9 The loss distribution and thermal image of the prototype: (a) loss distribution of the converter, (b) thermal image.



Fig. 10 The conversion ratio M vs duty-cycle (D).

Fig. 10 shows a graph of conversion ratio (M) vs duty cycle (D, 0.1<D<1). The theoretical results are shown in blue while the experiment results are depicted in red. The experiment results are obtained when the input voltage is 10V and the load resister is 800 ohms. Evidently, when the duty cycle smaller than 0.8, the

experiment results are close to the theoretical results. It is worth noting that the proposed "coat circuits" can extend the conversion ratio of traditional converter topologies but cannot neutralize the effects of parasitic components on traditional topologies.

### VI. CONCLUSION

A family of coat circuits for basic DC/DC converters to improve voltage conversion ratio have been proposed in this paper. Theoretical analysis and experimental results show that the proposed circuits have the following advantages: (1) No additional active switches are needed, and the control and driver circuit are as simple as those of basic DC/DC converters; (2) Voltage conversion ratio of the DC/DC converters have been improved effectively, and wide range input-output voltage conversion can be realized; (3) The number of basic units in the coat circuits can be optimized to meet the requirements of different applications.

### APPENDIX

The averaged switch model of the basic DC/DC converters with coat circuits can be obtained by using the circuit averaging method proposed in [3]. The averaged switch model of the Cuk-TBC in CCM are presented in Fig A1. The symbol ( $^{\wedge}$ ) shows the dynamic changes of the parameter as shown in (A1) and (A2).  $T_{\rm p}$  is transformer primary winding,  $T_{\rm s1}$ ,  $T_{\rm s2}$  and  $T_{\rm s3}$  are transformer secondary windings (the transformer windings represent the active switch and diode operation in the average switched model).



Fig. A1 Averaged switch model of the Cuk-TBC in CCM.

$$\begin{cases} \left\langle d(t) \right\rangle_{T_{s}} = D + \hat{d}(t) \\ \left\langle u_{in}(t) \right\rangle_{T_{s}} = U_{in} + \hat{u}_{in}(t) \\ \left\langle u_{o}(t) \right\rangle_{T_{s}} = U_{o} + \hat{u}_{o}(t) \\ \left\langle u_{C_{i}}(t) \right\rangle_{T_{s}} = U_{C_{i}} + \hat{u}_{C_{i}}(t) \\ \left\langle \dot{l}_{L_{j}}(t) \right\rangle_{T_{s}} = I_{L_{j}} + \hat{l}_{L_{j}}(t) \end{cases}$$
(A1)

Where *i* is 1, 2, 11, 12 or 21, and *j* is 1, 2, 11 or 21.

$$\begin{vmatrix} u_1 = \hat{d}(t) \cdot \frac{U_{in}}{D \cdot D'} \\ i_1 = \hat{d}(t) \cdot \frac{I_{D1}}{D \cdot D'} \\ \downarrow \end{matrix}$$
(A2)

$$\begin{vmatrix} i_2 = \hat{d}(t) \cdot \frac{I_{D11}}{D \cdot D'} \\ i_3 = \hat{d}(t) \cdot \frac{I_{D21}}{D \cdot D'} \end{vmatrix}$$

### REFERENCES

- W. Li and X. He, "Review of non-isolated High-Step-Up DC/DC converters in photovoltaic grid-connected applications," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1239-1250, Apr. 2011.
- [2] B. Zhu, L. Ren and X. Wu, "Kind of high step-up DC/DC converter using a novel voltage multiplier cell," *IET Power Electron.*, vol. 10, no. 1, pp. 129-133, Jan. 2017.
- [3] R, W, Erickson., and D, Maksimovic, "Fundamentals of Power Electronics', in Colorado, 2001, 2nd ed. pp. 22-27, 226-235.
- [4] F. L. Tofoli, D. d. C. Pereira, W. Josias de Paula and D. d. S. Oliveira Júnior, "Survey on non-isolated high-voltage step-up DC/DC topologies based on the boost converter," *IET Power Electron.*, vol. 8, no. 10, pp. 2044-2057, Sep. 2015.
- [5] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg and B. Lehman, "Step-Up DC/DC converters: a comprehensive review of voltage-boosting techniques, topologies, and applications," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9143-9178, Dec. 2017.
- [6] N. Zhang, G. Zhang, K. W. See and B. Zhang, "A single-switch quadratic [25] buck-boost converter with continuous input port current and continuous output port current," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4157-4166, May. 2018
- [7] M. R. Banaei, H. Ardi and A. Farakhor, "Analysis and implementation of a new single-switch buck-boost DC/DC converter," *IET Power Electron.*, vol. 7, no. 7, pp. 1906-1914, Jul. 2014.
- [8] C. Chan, S. H. Chincholkar and W. Jiang, "Adaptive Current-Mode control of a high Step-Up DC/DC converter," *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 7297-7305, Sept. 2017.
- [9] Mohammad Khalilzadeh, and Karim Abbaszadeh, "Non-isolated high stepup DC/DC converter based on coupled inductor with reduced voltage stress," *IET Power Electron.*, vol. 8, no. 11, pp. 2184-2194, Apr. 2015
- [10] Ali Ajami, Hossein Ardi, and Amir Farakhor, "A novel high Step-up DC/DC converter based on integrating coupled inductor and switched-capacitor techniques for renewable energy applications," *IEEE Trans. Ind. Electron.*, vol. 30, no. 8, pp. 4255 - 4263, Aug. 2015.
- [11] Musbahu Muhammad, Matthew Armstrong, Mohammed A. Elgendy, "Analysis and implementation of high-gain non-isolated DC/DC boost converter," *IET Power Electron.*, vol. 10, no. 11, pp. 1241-1249, Mar. 2017.
- [12] Hongfei Wu, Kai Sun, Liqun Chen, Lei Zhu, and Yan Xing, "High Step-Up/Step-Down Soft-Switching bidirectional DC/DC converter with Coupled-Inductor and voltage matching control for energy storage systems," *IEEE Trans. Ind. Electron*, vol. 63, no. 5, pp. 2892 - 2903, May. 2016.
- [13] Sin-Woo Lee and Hyun-Lark Do, "High Step-Up Coupled-Inductor cascade Boost DC/DC converter with lossless passive snubber," *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 7753 - 7761, Oct. 2018.
- [14] Xin Zhang, Xinbo Ruan and Qing-Chang Zhong, "Improving the Stability of Cascaded DC/DC Converter Systems via Shaping the Input Impedance of the Load Converter With a Parallel or Series Virtual Impedance," *IEEE Trans. Ind. Electron.*, vol. 62, no. 12, pp. 7499 - 7512, Dec. 2015.
- [15] Shouxiang Li, Yifei Zheng, Bin Wu, and Keyue Ma Smedley, "A family of resonant Two-Switch boosting Switched-Capacitor converter with ZVS operation and a wide line regulation range," *IEEE Trans. Power Electron.*,

vol. 33, no. 1, pp. 448 - 456, Jan. 2018.

- [16] Bin Wu, Shouxiang Li, Keyue Ma Smedley, and Sigmond Singer, "A family of Two-Switch boosting Switched-Capacitor converters," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 6219 - 6235, Oct. 2015.
- [17] B. P. Baddipadiga and M. Ferdowsi, "A high-voltage-gain dc-dc converter based on modified dickson charge pump voltage multiplier," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7707-7715, Jul. 2017.
- [18] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga and M. Ferdowsi, "A dc-dc converter with high voltage gain and two input boost stages," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4206-4215, Sep. 2016.
- [19] Binxin Zhu, Qingdian Zeng, D. M. Vilathgamuwa, Yang Li, and Xiaoli She, "Non-isolated high voltage gain Dual-Input DC/DC converter with ZVT auxiliary circuit," *IET Power Electron.*, vol. 12, no. 4, pp. 861-868, Apr. 2019.
- [20] L. Müller and J. W. Kimball, "High gain dc-dc converter based on the cockcroft-walton multiplier," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6405-6415, Dec. 2016.
- [21] Marcos Prudente, Luciano L. Pfitscher, Gustavo Emmendoerfer, Eduardo F. Romaneli and Roger Gules, "Voltage multiplier cells applied to Non-Isolated DC–DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 871– 887, Mar. 2008.
- [22] Bhanu Prashant Reddy Baddipadiga, Venkata Anand Prabhala and Mehdi Ferdowsi, "A family of High-Voltage-Gain DC-DC converters based on a generalized structure," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8399 - 8411, Oct. 2018.
- [23] Binxin Zhu, Qingdian Zeng, Yao Chen, Yuhui Zhao, and Song Liu, "A dual input high step up DC-DC converter with ZVT auxiliary circuit," *IEEE Trans. Energy Conversion*, vol. 34, no. 1, pp. 161-169, Mar. 2019.
- [24] M. R. Banaei and H. A. F. Bonab, "A novel structure for single-switch nonisolated transformerless Buck–Boost DC–DC Converter," *IEEE Trans. Ind. Electron.*, vol. 64, no. 1, pp. 198-205, Jan. 2017.
- [25] M. R. Banaei and S. G. Sani, "Analysis and implementation of a new SEPICbased single-switch Buck–Boost DC–DC converter with continuous input current," *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10317-10325, Dec. 2018.
- [26] F. Evran and M. T. Aydemir., "Isolated high step-Up DC-DC converter with low voltage stress", *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3591– 3603, Jul. 2014.