COMPUTER SYSTEMS ARCHITECTURE

Jean-Loup Baer

COMPUTER SCIENCE PRESS

CONTENTS

| PRI | EFACE | vii |
|-----|--|-----|
| PA | RT I An Overview of the Computer Space | |
| 1. | HISTORICAL SURVEY OF COMPUTER SYSTEMS ARCHITECTURE | 1 |
| 1.1 | Introduction | 1 |
| 1.2 | Historical Survey | 3 |
| 1.3 | Bibliographical Notes and References | 29 |
| 2. | DESCRIPTION OF COMPUTER SYSTEMS | 31 |
| 2.1 | Levels in the Representation of Computer Systems | 31 |
| 2.2 | Global System Structure | 33 |
| 2.3 | The Processor Description | 45 |
| 2.4 | The Register Transfer Level | 63 |
| 2.5 | Modeling the Dynamics of the System | 68 |
| 2.6 | Bibliographical Notes, References and Exercises | 73 |
| PA | RT II The Building Blocks and Their Interactions | |
| 3. | ARITHMETIC ALGORITHMS | 76 |
| 3.1 | Number Systems | 77 |
| 3.2 | Addition and Subtraction | 86 |
| 3.3 | Multiplication and Division | 98 |
| 3.4 | Floating-Point Operations | 116 |
| 3.5 | Other Functions of the ALU | 128 |
| 3.6 | Bibliographical Notes, References and Exercises | 130 |
| 4. | POWERFUL CENTRAL PROCESSORS | 135 |
| 4.1 | Basic Requirements for a Pc | 136 |
| 42 | Speeding IIn the Instruction Cycle | 139 |

| xii Conte |
|-----------|
|-----------|

| 4.3 4.4 4.5 4.6 4.7 | Look-Ahead and Parallelism The CDC 6600 Central Processor The IBM System 360/91 and 360/195 Central Processors Stack Processors (A First Look) Bibliographical Notes, References and Exercises | 147 166 185 199 210 |
|--|--|--|
| 5. | THE MEMORY HIERARCHY | 216 |
| 5.1 5.2 5.3 5.4 5.5 5.6 | Components of the Memory Hierarchy Primary Memory Interleaved Memories Secondary Memory Devices Associative Memory Bibliographical Notes, References and Exercises | 217 223 239 249 262 264 |
| 6. | MANAGEMENT OF THE MEMORY HIERARCHY | 269 |
| 6.1 6.2 6.3 6.4 6.5 6.6 | Static and Dynamic Memory Management Schemes Paging Systems Segmented Systems Replacement Algorithms—Two Implementations Cache Memories Bibliographical Notes, References and Exercises | 269 273 296 309 314 322 |
| 7. | THE CONTROL UNIT AND MICROPROGRAMMING | 328 |
| 7.1 7.2 7.3 7.4 7.5 | Components of a Control Unit Microprogramming Applications of Microprogramming Microprogramming System Bibliographical Notes, References and Exercises | 328 334 355 364 371 |
| 8. | INPUT-OUTPUT | 375 |
| 8.1 8.2 8.3 8.4 8.5 | Controlling the I/O Function Input-Output Processors I/O Devices Generalities on Pio Programming Simple Models for Evaluating Asynchronous I/O Processing | 376 387 401 412 417 |
| 8.6 | Bibliographical Notes, References and Exercises | 427 |

| Contents | xiii |
|----------|------|
| | |

PART III Complete Systems: From Micros to Supercomputers

| 9. | FROM MICROPROCESSORS TO SUPERMINICOMPUTERS | 429 |
|------|---|-----|
| 9.1 | | 429 |
| 9.1 | Medium-Size Computers. IBM System 370 Models 155 | 429 |
| 0.2 | to 168 (A Review) | |
| 9.2 | Minicomputers and Microcomputers: Definitions and Roles | 431 |
| 9.3 | A Minicomputer Family: The DEC PDP-11 | 435 |
| 9.4 | Microcomputer and Microprocessor Architectures | 468 |
| 9.5 | A Minicomputer Stack Architecture: The HP-3000 | 482 |
| 9.6 | Bibliographical Notes, References and Exercises | 487 |
| 10. | SUPERCOMPUTERS | 490 |
| 10.1 | Classifications of Computer Systems | 491 |
| | Pipelined and Vector Processors | 500 |
| | Array Processors (SIMD) | 527 |
| | Multiprocessing Systems (MIMD) | 547 |
| | Bibliographical Notes, References and Exercises | 577 |
| 11. | FUTURE TRENDS IN COMPUTER | |
| | SYSTEMS ARCHITECTURE | 587 |
| 11.1 | Outline of Some Specialized Architectures | 587 |
| 11.2 | Distributed-Function Architectures | 598 |
| 11.3 | The Impact of VLSI on Future Architectures | 610 |
| | Bibliographical Notes and References | 612 |
| | | |