TECHNISCHE UNIVERSITÄT MÜNCHEN

Lehrstuhl für Entwurfsautomatisierung

# Constraint-Based Layout-Driven Sizing of Analog Circuits

### Husni Habal

Vollständiger Abdruck der von der Fakultät für Elektrotechnik und Informationstechnik der Technischen Universität München zur Erlangung des akademischen Grades eines

#### **Doktor-Ingenieurs**

genehmigten Dissertation.

UnivProf. DrIng. Martin Buss (Univ. Tokio)
PrivDoz. DrIng. Helmut Gräb
Prof. Dr. ir. Georges Gielen, Katholieke Universiteit Leuven

Heverlee/Belgien

Die Dissertation wurde am 04.04.2012 bei der Technischen Universität München eingereicht und durch die Fakultät für Elektrotechnik und Informationstechnik am 05.02.2013 angenommen.

"Compassion is the basis of morality." -Arthur Schopenhauer

#### Acknowledgments

This work is the culmination of four years of research activity at the Institute for Electronic Design Automation at TU München. Firstly, I want to acknowledge Dr. Helmut Gräb for his guidance and supervision without which this dissertation would not be possible. I thank Prof. Ulf Schlichtmann for his confidence and for giving me the opportunity to pursue research work at his institute. I thank my colleagues Dr. Daniel Müller-Gritschneder, Dr. Martin Strasser, Dr. Michael Pehl, Anja Boos, and Michael Eick with whom I worked closely. My friend Patrick Birrer receives special gratitude for his help and support. Ultimately, I would like to thank my parents for their love and support throughout my life.

# Contents

1	Intro	oduction	1
	1.1	Analog Integrated Circuit Design	2
		1.1.1 Basic Analog Design Flow	2
		1.1.2 Circuit Performances, Specifications, and Constraints	2
		1.1.3 Process Parameters, Operating Conditions, and Reliability	4
		1.1.4 Hierarchical Top-Down Design and Abstraction	4
		1.1.5 Analog Circuit Design Automation	5
	1.2	Motivation	6
		1.2.1 Backtracking in the Analog Design Flow	6
		1.2.2 Layout-Driven Circuit Sizing	7
	1.3	State of the Art	9
	1.4	Contributions of this Thesis	11
	1.5	Related Publication	12
	1.6	Organization of this Thesis	12
2	For	mulation of the Circuit Sizing Problem	13
	2.1	Basic Definitions	13
		2.1.1 Electrical Circuit Topology	13
		2.1.2 Electrical Test Bench Topology	14
		2.1.3 Circuit Parameters	14
		2.1.4 Circuit Performances	17
		2.1.5 Circuit Sizing Rules	18
		2.1.6 The Feasible Design Space and Performance Space	20
	2.2	Circuit Problem Formulation	21
		2.2.1 Feasibility Analysis	21
		2.2.2 Circuit Sizing to Meet Performance Specifications	21
3	Ove	erview of Layout Synthesis Steps	23
	3.1	Introduction	23
	3.2	Layout of Individual Physical Devices	24
		3.2.1 Device Layout Automation	24
	3.3	Device Placement	25
		3.3.1 Circuit Placement Automation	26
	3.4	Routing	27
		3.4.1 Circuit Routing Automation	28
	3.5	Post-Layout Electrical Model Extraction	28

4	New	Autor	matic Constraint-Based Layout Synthesis Flow	31
	4.1		luction	31
	4.2	Enum	neration of Device Layouts	32
		4.2.1	Constrained Enumeration of CMOS Device Layouts	36
		4.2.2	Constrained Enumeration of CMOS Devices in Common Cen-	
			troid Layout	40
	4.3	Enum	neration of Circuit Placements	45
		4.3.1	Placement Constraint Generation	45
		4.3.2	Minimum Device Margins	46
		4.3.3	Generation of Pareto-Optimal Placements	46
		4.3.4	Geometric Placement Specifications	47
		4.3.5	Ordering and Curtailing of Circuit Placements	51
	4.4	Circui	it Routing	52
		4.4.1	Pin Assignment	53
		4.4.2	Congestion Control	55
	4.5	Post-I	Layout Satisfaction of Electrical Sizing Rules by Limiting Routing	
		Resist	tance	57
		4.5.1	Post-Layout Electrical Sizing Rules	57
		4.5.2	Routing Limits to Satisfy Post-Layout Electrical Constraints	60
		4.5.3	Maximization of $\mathbf{R}^{u}$ in the Feasible Effective Resistance Space $\cdot$ .	70
		4.5.4	Acyclic Routing Network Graphs of Maximum Edge Number .	72
		4.5.5	Numerical Solution to (4.86) by Successive Linear Programming	76
	4.6	Select	ion of a Final Layout	77
		4.6.1	Post-Layout Circuit Extraction	78
		4.6.2	Scalar Cost Metric Of Performance Specifications	78
	4.7	Sumn	nary	80
5	Lavo	out-Dri	iven Circuit Sizing	81
•	5.1		luction	81
	5.2		w of the Search Algorithm Employed in Circuit Sizing	81
	5.3		ical Description of the Layout-Driven Circuit Sizing Problem	85
	5.4		s in Numerical Function Evaluation	89
	5.5		netric Inequality Constraint Functions	91
	5.6		ical Performances and Constraints Without Layout Synthesis	91
		5.6.1	Truncation Error	91
		5.6.2	Computational Error	92
		5.6.3	Adjustments to Palliate Truncation and Computational Error .	93
	5.7		rmances with Layout-Driven Circuit Sizing	95
		5.7.1	Discretization Error	95
		5.7.2	Placement Dependency	97
		5.7.3	Solution Selection in the Design Space Under Consideration of	
			Discretization and Placement Error	99
		5.7.4	Partial Derivative Calculation Under Consideration of Dis-	
			cretization and Placement Error	102

	5.8 5.9	On the Cost of Circuit Sizing			
6	<b>Circ</b> 6.1	Examples         Description of the Example Circuits         6.1.1       Folded Cascode Operational Amplifier (FC-OA)         6.1.2       Tunable Operational Transconductance Amplifier (TOTA)         6.1.3       Miller Operational Amplifier (MOA)	111 114		
	6.2	<ul> <li>Experimental Setup</li></ul>	123 124		
	6.3	<ul> <li>Circuit Sizing Results and Comparison</li></ul>	125 125 130 134		
7	6.4 <b>Con</b>	Summary	139 <b>141</b>		
Α	Area	a Estimation Without Layout Synthesis	143		
В	Арр	proximation to the Gradient of the Area Estimate	147		
Bi	bliog	raphy	149		
No	omen	clature	163		
Li	Lists         165           List of Figures         165           List of Tables         167				
Ak	ostra	ct in German	169		

# **Chapter 1**

# Introduction

The market for commodity integrated circuit (IC) solutions is dominated by complementary metal-oxide-semiconductor (CMOS) fabrication technology. This is due to the low static power, high device density, and cheap manufacturing cost of CMOS chips. Analog circuits, such as analog-to-digital (A/D) converters, radio frequency (RF) front end interfaces, and frequency synthesizers are often implemented as components of a mixed-signal CMOS IC that is dominated by a large digital core, such as a microcontroller or digital signal processor (DSP) [KCJ<sup>+</sup>00]. The evolution of CMOS mixed-signal fabrication technology is focused on improving the specifications of the digital core, including higher gate and memory densities, lower power consumption, and a longer mean time to failure (MTTF). In order to improve the latter specifications, CMOS devices have been scaled down to deep sub-micron dimensions and are designed to operate at a low supply voltage [ANvLT05].

This course of technology progression has imposed many challenges on the analog designer. The designer must account for complex nonlinear device models, low threshold voltages, large process parameter variations, channel length modulation caused by short device length, and gate leakage when designing a circuit to meet a set of performance specifications, such as minimum gain and maximum power.

To aid the analog designer, research in analog electrical design automation (EDA) has focused on two tasks. The first task is to add more layers of hierarchy and abstraction in the design flow, while the second is to find means of automation in each design step, such as the dimensioning of components and layout synthesis.

High level programming languages and modeling tools are often used at the first stage of analog design, as they are fast and easy to set up [Mata]. Commercial toolboxes are available for some applications [Matb]. At a lower level, a hardware description language (HDL), such as Verilog-A [VLR] or VHDL-AMS [DV03], is used to create behavioral models of analog circuits. Tools for the automatic dimensioning of circuit components are available [AEG<sup>+</sup>00a, Cad03b], as are tools for automatic analog placement and routing [SEG<sup>+</sup>08, Cad03a]. These tools, however, still lag behind their digital counterparts – offering many opportunities for original research.

# **1.1 Analog Integrated Circuit Design**

## 1.1.1 Basic Analog Design Flow

The design flow of an analog circuit at the device (transistor) level of detail consists of four standard and consecutive steps:

- 1. *Circuit topology selection*: A circuit topology, also referred to as a circuit structure, is a network of electrical devices; each device has at least two terminals and a behavioral model for analytical or numerical simulation. A circuit structure is selected that has the potential to fulfill the specified functional purpose of the circuit.
- 2. *Circuit sizing*: Constituent in each behavioral device model is one or more device design parameters, for example, in the CMOS device model, the drain to source current is a function of channel width and length. During circuit sizing values are assigned to the design parameters of each device in the circuit topology. Design parameter values are selected so that the circuit operates with the desired functionality.
- 3. *Circuit layout synthesis*: A circuit layout is the blueprint of planar geometric shapes used to create photo masks for the physical realization of the circuit in a specific fabrication technology using the technique of photo lithography. During layout synthesis, the geometric shapes representing sized topology devices are drawn on an IC floor plan. The network connections between devices are also drawn according to the circuit topology.
- 4. *Post-layout circuit extraction and electrical verification*: A new network of electrical devices is generated based on the circuit layout. This new network is a closer approximation to the physical circuit than the sized circuit topology. It is used to verify that the circuit still has the desired functionality after layout synthesis.

### 1.1.2 Circuit Performances, Specifications, and Constraints

A circuit performance is a descriptive quantity of circuit behavior deemed of value by the analog designer. It is useful to divide circuit performances into geometric and electrical categories. Electrical performances are selected based on the intended function of the analog circuit, for example, operational amplifier, low noise amplifier, or mixer. Geometric performances describe the spacial properties of the circuit, such as the area and aspect ratio of the circuit after layout.

A circuit specification is a functional equation or inequality of circuit performances. When the circuit specification is true, the circuit is said to exhibit the proper behavior. In practice most specifications take the form of an upper or lower bound on the value of a circuit performance. Circuit specifications alone may not be sufficient to describe the behavior of an analog circuit [MCR00, MGS08]. Additional designer knowledge about the circuit topology can be translated into functional equations or inequalities of the circuit topology node voltages and branch currents, hereafter called electrical constraints, and functional equations or inequalities of the design parameters, hereafter called geometric constraints.

The circuit topology is electrically controllable through a subset of its network nodes, which are defined as *external nodes*. In order to calculate the electrical performances, specifications, and constraints, one or more test bench circuits are constructed by the analog designer and connected to the external circuit nodes. Test bench circuits are electrical networks that establish the electrical operating conditions under which the circuit is expected to operate. These include the voltage and current stimulus, the correct loading at each external node, and the correct external feedback paths between the external nodes.

Electrical performances and specifications are typically calculated as an expression or sequence of expressions from the voltages at and currents through the external topology nodes. The test bench setup for the measurement of electrical performances and specifications is normally independent of the circuit topology and depends only on the electrical signals at the external circuit nodes. In contrast, electrical constraints are often calculated from internal topology node voltages and branch currents. They are topology dependent and must be redefined for a change in the topology.

The circuit and test bench form a mathematical model of a closed electrical system. A numerical circuit simulator is used to study the behavior of this system, such as SPICE [Nag75], Spectre [Kun95a], or Titan [Inf08]. Numerical simulation requires detailed mathematical device models such as BSIM [SSKJ87] and EKV [EKV95].

The type of analysis method that is used in simulation is dependent on the type of stimulus sources present in the test bench network and the type of response that is to observed. The analysis methods typically used for analog circuits include the following:

- DC analysis, or circuit quiescent (bias) point calculation.
- AC analysis, or linear small signal frequency domain circuit analysis.
- Transient simulation, or the time domain large-signal solution of differential algebraic circuit equations.
- Harmonic balance to calculate the steady-state response of an electrical circuit without the need for a transient simulation.
- Periodic steady state (PSS) simulation and Periodic small-signal analysis [YP02]. PSS directly computes the periodic steady-state response of a circuit without transient analysis.

## 1.1.3 Process Parameters, Operating Conditions, and Reliability

In addition to design parameters, several process parameters constitute terms in a device model. As the name implies, the value of the process parameters depends on the semiconductor fabrication technology used to realize the IC [LJX<sup>+</sup>]. Due to the imperfections of sub-wavelength lithography, random dopant fluctuations, and line edge roughness during the IC fabrication procedure, process parameters are often not constant in value after manufacturing the IC. Process parameters values may change systematically or stochastically between silicon wafers, between dies on the same wafer, or between devices on a single die [AN07, BMR07, LBSG07, LDH<sup>+</sup>08]. The general trend in CMOS semiconductor fabrication technology is that the coefficient of variation of the process parameters increases with every new technology generation and reduction in device scale [tec09]. Variable process parameters increase the complexity of analog circuit design, as appropriate layout techniques, production yield levels, and margins of error in specifications and constraints must be considered in the design flow [Has01, AEG<sup>+</sup>00a, CLW10, GMGS09, YL08].

Circuit behavior is also dependent upon the operational conditions external to the circuit topology. Circuit stimulus, loading, and feedback conditions, as imposed by the test bench circuit, influence the circuit through electrical signals at the external circuit nodes. For example, the value of the DC supply voltage and the load impedance are set in the test bench circuit. In addition, environmental parameters, such as temperature, are normally considered within device models. These operating conditions are typically represented by a set of operational parameters; their value is typically not constant, but fluctuates over a range that needs to be taken into account during circuit design.

Reliability is defined as the ability of a circuit to conform to its specifications over a specified period of time under specific conditions [GDWM<sup>+</sup>08]. The effects of electromigration (EM), time-dependent-dielectric-breakdown (TDDB) and hot carrier degradation (HCI and NBTI) significantly affect circuit reliability in deep sub-micron CMOS fabrication technologies and must be taken into consideration during analog circuit design [WVN<sup>+</sup>06].

### 1.1.4 Hierarchical Top-Down Design and Abstraction

A large analog system, such as a frequency synthesizer or RF front end, may be comprised of many thousands of devices. For complete architectures, such as a WLAN physical layer, there may be digital and software components that are integral to the system and that must be designed in tandem with the analog sections. Constructing test benches, selecting appropriate constraints and specifications, then synthesizing and verifying such systems is intractable using only the basic analog design flow.

Large systems are therefore partitioned into sub-blocks by identifying the sub-tasks performed by the system. If the design of a sub-block is still infeasible, then further


partitions may be necessary until the basic analog design flow can be applied. The result of system partitioning is a hierarchy tree of circuit blocks. At each level in the hierarchy, constraints, performances, and specifications need to be identified according to the function of each block and its relation to the block above it in hierarchy. Abstraction of functionality can be employed to create a simplified behavioral model of a block in the hierarchy tree before it is designed at the detailed device level and to reduce the time needed to simulate large blocks [RGR07].


## 1.1.5 Analog Circuit Design Automation

Complete or partial automation techniques are available for each step of the basic analog design flow.

Two broad approaches are used to automate topology selection. In the first approach, designer knowledge or an iterative search algorithm is used to create a circuit of small functional blocks. Each functional block performs an elementary analog operation, for example a current mirror. Multiple structures for each functional block are predefined and saved in a library along with the constraints necessary to ensure correct behavior. The structure with the greatest potential to fulfill the purpose of the complete circuit is then chosen for each functional block. circuit sizing is often combined with topology selection in this approach [HRC89, ETP89, DCR05]. The second widely used method of topology selection is topology generation from basic devices, for example CMOS transistors, using graph grammar rewriting [DV09], or signal flow graphs [GE95].

For circuit sizing automation, a set of design parameters that satisfy the circuit constraints and specifications is sought out using a numerical optimization algorithm. Design parameter values are systematically selected by the optimization algorithm and the corresponding value of the constraints and performances are evaluated by numerical circuit simulation. The optimization algorithm terminates when a set of design parameters is found that evaluates all constraints and specifications to true. In this case the circuit is designated as feasible. Circuit sizing automation using a numerical optimization algorithm is illustrated in Figure 1.1.





Many optimization algorithms have been used in analog circuit sizing, the most popular categorization of algorithms is to divide them into deterministic [LD81, NRSVT88, AEG<sup>+</sup>00a, GH10, Soo08, EDGS03, AEG<sup>+</sup>00b, LGXP04] and stochastic algorithms [Kes95, GWS90, SCP07, ORC96, MFDCRV94, ABD03, PKR<sup>+</sup>00]. Since the numerical simulation of analog circuit incurs a high computational cost, the number of constraint and performance evaluations needed to terminate the algorithm is an important measure of algorithm fitness.

Circuit layout synthesis is comprised of the device placement and routing operations. There are many design heuristics and constraints that must be fulfilled during the placement and routing of devices, such as device orientation, proximity, and symmetry conditions [Has01]. Several algorithms to automate placement and routing are available in literature [ESGS10, XY09, WCC03, PCLX01, RM08, HRM08, Cad03a].

Geometric and electrical verification ensure that the post-layout circuit fulfills the technology layout rules and that the circuit will operate correctly after layout synthesis. Mature commercial tools to extract a circuit model from a layout and to perform verification are readily available [Cad05].

# 1.2 Motivation

## 1.2.1 Backtracking in the Analog Design Flow

As stated in Section 1.1.1, the basic analog design flow consists of four steps that are completed consecutively. It may be necessary to backtrack one or more steps up the design flow if progress cannot be made towards completion, as shown in Figure 1.2.

Backtracking is costly, the problem blocking progress must be identified and a remedy determined; multiple iterations through the design flow may be necessary before successful completion.

If no combination of circuit topology and design parameter values exists to fulfill the specifications, then a redesign of the system at a higher level must be performed. This is illustrated by backtracking paths (1) and (2) in Figure 1.2. One remedy is to pursue a bottom-up design approach whereby all attainable performance values are ascertained before high system level design is begun.

A failure detected during the layout synthesis or electrical verification steps typically means circuit sizing and layout creation must be repeated. This is illustrated by backtracking paths (3) and (4) in Figure 1.2. A remedy is to consider or estimate the effects of layout synthesis during circuit sizing. This is the principle objective of this dissertation, and is expanded upon in Section 1.2.2.




Figure 1.2: Backtracking and reiteration through the design flow may be necessary.

### 1.2.2 Layout-Driven Circuit Sizing

Layout synthesis may have a critical effect on circuit behavior:

- Layout-induced parasitic components, such as routing resistance and coupling capacitance, affect electrical performance.
- Systematic and intra-die random process parameters that depend on device placement, such as the distance between symmetric devices in Pelgrom's law [LBSG07], process gradients, and anisotropic effects, affect electrical performance and yield numbers.

Circuit performance values may change significantly after layout synthesis due to these two items, consequently a specification may become unsatisfied.

In top-down design, geometric specifications, such as the maximum area and aspect ratio of a circuit block, may be set at the system level. The location of pin connections on the boundary of the layout silhouette might also be fixed during chip floorplanning prior to circuit block design [KWY96]. If the geometric specifications cannot be satisfied during the layout synthesis step, then device dimensions, such as CMOS transistor widths, must be reduced and circuit sizing repeated.

Several remedies can be applied to mitigate these flaws:

• Design heuristics are applied during layout synthesis to help match the electrical performance of the circuit before and after layout synthesis [Has01]; for example, the use of common centroid device placement and symmetric signal path routing to improve matching and increase common mode signal rejection in differential signal paths.

- Circuit area is estimated from device dimensions, such as CMOS transistor width and length, before layout synthesis; maximum area is then set as a specification during circuit sizing.
- Performance specifications are tightened by an extra margin to account for the effects of layout synthesis.

It may not be feasible to negate the complete effects of layout synthesis or to estimate area with enough accuracy before actual layout.

For example, Table 1.1 states the specifications and lists the simulated performance values of a CMOS operational amplifier after both circuit sizing and layout synthesis. The value of some performances, such as common mode rejection ratio (CMRR), power supply rejection ratio (PSRR), and total harmonic distortion (THD), change significantly. The PSRR and THD specifications are unsatisfied after layout synthesis. Area estimation is too pessimistic – a more favorable tradeoff can probably be found between performances in the feasible performance space, and the result of circuit sizing is sub-par after layout synthesis.

Table 1.1: Performances and	l specifications of a	CMOS operational	amplifier
-----------------------------	-----------------------	------------------	-----------

Specification	Unit	After	After	
Specification	OIIIt	Circuit Sizing	Layout Synthesis	
$Gain \ge 80$	dB	83	83	
$\text{CMRR} \ge 100$	dB	114	111	
$\text{PSRR} \geq 90$	dB	90	86	
Power $\leq 0.50$	mW	0.41	0.42	
$\text{THD} \leq 0.100$	%	0.091	0.104	
Area $\leq 3500$	$\mu m^2$	3495*	3229	

\*Estimated layout area used during circuit sizing.

For problematic circuit problems where mitigation methods are unsatisfactory, layout synthesis can be integrated into the circuit sizing step to create a so-called layout-driven solution to the circuit sizing problem as illustrated in Figure 1.3. The result of layout-driven sizing is a layout that meets the circuit specifications and constraints.

Several layout-driven circuit sizing methods, as well as placement and routing algorithms, can be found in literature; they are reviewed in the state of the art section.




Figure 1.3: Analog design flow with layout-driven circuit sizing.

# 1.3 State of the Art

The state of the art in layout-driven (or layout-aware) circuit sizing can be divided into template-based and non-template-based methods.

As the name implies, template based methods rely on the use of layout templates [CLGRF08, BJS05, JZB<sup>+</sup>06]. A template specifies the spatial relation between circuit devices, such as transistors and capacitors, as well as fixed interconnect paths for routing. The template is created for each circuit topology prior to circuit sizing.

Template methods can be roughly categorized according to the data structure used to store the spacial relation between devices and the algorithm used for automatic circuit sizing. Used data structures include the slicing tree, O-tree, and B\*-tree. Global optimization algorithms were used in the state of the art methods, including evolutionary algorithms and simulated annealing.

In [CLGRF08] a template defined by a slicing tree is used to estimate circuit area and layout parasitics. Interconnect parasitic estimates are stored in a lookup table associated with the template, while analytical-geometric techniques are used to extract the parasitics of placed devices. A simulated annealing algorithm is used for circuit sizing, requiring several thousand iterations for convergence in the given circuit examples.

Other methods, such as [HJBRS05, LZ10], are aimed at process migration or performance retargeting. An existing circuit layout is used as a template, device dimensions are modified, after which interconnects are shrunk or extended to meet the layout and electrical design rules of the process technology.

For process migration, the technology layout rules may change prohibiting a direct downscaling of a template. As an example, in some 65 and 45nm technologies, transistor gates must be aligned on a grid while all gates must share the same orientation. It may also be difficult to avoid new routing conflicts or an increase in routing congestion when downscaling.

For performance retargeting, the aspect ratio of circuit devices may become extreme if the device parameters, such as CMOS width, change by a significant amount. This was solved in the references by the addition of geometric constraints on template devices. However, due to the fixed spatial relation between template devices, these geometric constraints must be severe, this will decrease the size of the optimization search space.

The non-template-based layout-driven sizing methods rely on simplifying approximations for performance evaluation, layout construction, and the modeling of layout parasitic devices in order to perform expeditious circuit sizing.

In [PV09] a linear regression model of the performances is used. The design space is sampled and a layout netlist is generated for each sample to define model parameters. The Pareto tradeoff [Par06] between performances is then explored using a multi-objective simulated annealing algorithm. Only layout parasitic devices are roughly approximated, while geometric constraints and matching are not considered.

In [YD09] performance sensitivity to node capacitance and device mismatch is used to direct placement using an algorithm based on slicing trees. Different shapes are considered for each device. A custom fast circuit simulator is used, however only DC and AC performance sensitivities can be calculated.

Several constraint-driven placement and routing algorithms can be found in [XY09, WCC03, PCLX01, SEG<sup>+</sup>08] and [RM08, HRM08] respectively. In [ESGS10], the circuit graph is subdivided into hierarchical proximity and symmetry groups and placement constraints are automatically generated. The tool of [SEG<sup>+</sup>08] was then used for the placement generation of several example circuits. Although not complete layout-driven circuit sizing solutions, these algorithms automate key layout synthesis steps.

# **1.4 Contributions of this Thesis**

A design flow is presented for automatic layout synthesis starting with a topology and a set of circuit design parameter values. The flow is driven by geometric design, placement, and routing constraints and is not a template-based method. The new flow is integrated with the deterministic nonlinear optimization algorithm in [SSGA00] to perform layout-driven circuit sizing.

The novelty, in comparison to the state of the art, is summarized in six items:

- A deterministic optimization algorithm is used. In contrast to stochastic global search algorithms, such as evolutionary algorithms and simulated annealing, the deterministic algorithm has local scope, but converges to a solution within a small number of iterations, moreover, it requires a small number of performance evaluations. Less than 250 performance evaluations were needed for the most complicated circuit example. Theoretically, Q-superlinear convergence is possible with a smooth objective function.
- In the state of the art, simplifications are made to expedite performance evaluation. Knowledge-based equations, regression models, or a custom numerical simulator is used that is limited to DC and AC analysis. This is necessary as the used stochastic search algorithms demand thousands of performance evaluations. No simplifications are made in the proposed method; any numerical simulator can be used.
- The closest competitor in literature pursuing a method that is not template-based generates layout placements using a slicing tree algorithm. In the new method, a placement algorithm based on B\*-trees is used [SEG<sup>+</sup>08]. It is known that a wider range of placement arrangements can be explored using B\*-trees than slicing or O-tree algorithms [WCC03].
- Layout parasitics are extracted by an integral equation field solver with an permissible error of 3%. No analytical-geometric models are used to expedite parasitic estimation.
- DC electrical constraints are employed during layout synthesis to ensure correct circuit function and robustness. It has been shown in [MCR00, MGS08] that geometric and electrical circuit sizing rules are important for circuit function and robustness. Whilst almost all layout-driven methods in the state of the art implement the geometric constraints during layout synthesis, none check that the electrical constraints also remain satisfied. Parasitic resistance, however, can have an effect on the DC bias point of the circuit. In this thesis, the DC electrical constraints are ensured during routing by dynamically setting the upper bound on the allowed resistance of each routing path, by solving an optimization subproblem.
- The effect of routing congestion is considered in the new method. Layouts are adjusted to eliminate congestion.

The bulk of the state of the art methods and the ones that consider the most details in layout synthesis are template-based methods. In addition to the six items above, the presented method is distinguished from template-based methods in some categories:

- For each device in the circuit, a multi-valued mapping between device design parameters (such as CMOS transistor width and length) and possible device layouts is performed. Only layouts that satisfy certain geometric constraints and minimize discretization error due to manufacturing grid alignment are considered as possibilities for placement.
- For devices in a common centroid placement configuration, the number of divisions and the interleave pattern is selected during layout synthesis for an optimal layout. Traditionally, the number of divisions is fixed at the schematic level.
- In template-based methods, devices have a set location in the layout template that is fixed by a single slicing tree, O-tree, or B\*-tree. During synthesis, only placements that conform to the fixed tree can be considered. In contrast, every possible B\*-tree is considered by the new method.

## **1.5 Related Publication**

Parts of the research work completed in this dissertation have been published in [HG11]. The principle steps of automatic constraint-based layout synthesis were described, as was the integration with a deterministic circuit sizing algorithm. The new layout-driven circuit sizing algorithm was demonstrated on two circuit examples, an operational amplifier and a tunable operational transconductance amplifier.

## 1.6 Organization of this Thesis

The reminder of this dissertation is organized as follows. In Chapter 2, mathematical definitions are given for circuit parameters, performances, and sizing rules. This is followed by a formulation of the circuit sizing problem. In Chapter 3, the basic steps of layout synthesis are detailed. Techniques to extract an electrical model from a geometric layout are also reviewed. In Chapter 4, the new automatic constraint-driven layout synthesis flow is presented. In Chapter 5, the new layout-driven circuit sizing procedure is presented. The issues resulting from numerical function evaluation and layout synthesis are described, as are techniques to handle these issues for successful sizing. Chapter 6 details the circuit sizing process for three circuit examples. The results of layout-driven sizing are compared to those of traditional circuit sizing without integrated layout synthesis. Chapter 7 concludes this dissertation.

# **Chapter 2**

# Formulation of the Circuit Sizing Problem

This chapter starts with mathematical definitions for circuit parameters, performances, and sizing rules. This is followed by a description of the circuit sizing problem for feasibility and for the fulfillment of performance specifications.

## 2.1 Basic Definitions

#### 2.1.1 Electrical Circuit Topology

An electrical circuit topology, T, is an interconnection of electrical devices, in which each device has two or more terminals. The topology can be represented by a hypergraph  $HG(V, \mathcal{E})$ , were the vertices, V, are the interconnects (circuit nodes) and the hyperedges,  $\mathcal{E}$ , are the devices [EGB06]:

$$\mathcal{T} \longrightarrow HG(\mathcal{V}, \mathcal{E}) \tag{2.1}$$

Each device  $\delta \in \mathcal{E}$  is associated with a 3-tuple consisting of the device name, device type, and a list of device-terminal to vertex connections:

 $\boldsymbol{\delta} = \begin{bmatrix} \text{"name"} \\ \text{"type"} \\ \text{"connections"} \end{bmatrix} \quad \begin{array}{l} \text{e.g., MN1, MN2, MP1, C1, R1, ...} \\ \text{e.g., NMOS, PMOS, polysilicon-capacitor, ...} \\ \text{e.g., } [\nu_3, \nu_1, \nu_9] \text{ with } \{\nu_1, \nu_3, \nu_9\} \in \mathcal{V} \end{array}$ (2.2)

The possible device types depend on the used technology. Each device type is associated with an electrical model for simulation and geometric rules for layout synthesis.

The circuit is electrically controllable through a subset of its vertices,  $V_e \subseteq V$ , defined as external circuit nodes.

### 2.1.2 Electrical Test Bench Topology

A test bench topology, TB, is an interconnection of electrical devices. It is designed to be connected to the external nodes,  $V_e$ , of a circuit topology, T, and establish the operating conditions under which electrical behavior is studied. This includes bias, stimulus, and external load and feedback conditions. Open paths in the hypergraph of T must also be closed by connecting to a test bench.

As with the circuit topology, the test bench can be represented by a second hypergraph with vertices VB and devices (edges) EB:

$$\mathcal{TB} \longrightarrow HG(\mathcal{VB}, \mathcal{EB}); \ \mathcal{V}_e = \mathcal{V} \cap \mathcal{VB}$$
 (2.3)

#### 2.1.3 Circuit Parameters

The circuit and test bench depend on a number of parameters that control how device models will behave during numerical simulation. These parameters can be classified into three separate categories:

#### **Design Parameters**

These are the parameters that can be freely adjusted by the circuit designer. A further distinction can be made between design parameters attached to circuit devices,  $\mathcal{E}$ , such as the width and length of a CMOS transistor, and the capacitance of a polysilicon capacitor; and design parameters attached to test bench devices,  $\mathcal{EB}$ , typically the DC voltage or current of power source used to bias the circuit.

As well as electrical behavior, design parameters attached to circuit devices will affect the geometric attributes of the circuit, such as layout area.

Let  $\mathbf{d}_{\delta}$  denote the design parameters of a device  $\delta \in \mathcal{E} \cup \mathcal{EB}$ ,  $\mathcal{D}_{\delta}$  denote the associated domain. For example, if  $\delta$  is CMOS device, then  $\mathbf{d}_{\delta} = \mathbf{d}_{\text{CMOS}}$  and  $\mathcal{D}_{\delta} = \mathcal{D}_{\text{CMOS}}$  as given in Table 2.1.

$\mathbf{d}_{\mathrm{CMOS}} \! \in \! \mathcal{D}_{\mathrm{CMOS}}, \ \mathcal{D}_{\mathrm{CMOS}} = \mathcal{D}_{W} \times \mathcal{D}_{L}$				
i	description	$\mathbf{d}_{\mathrm{CMOS}}[i]$	Domain	
1	total width	W	$\mathcal{D}_W = [W_{\min}, W_{\max}]$	
2	total length	L	$\mathcal{D}_L = [L_{\min}, L_{\max}]$	

Table 2.1: CMOS device design parameters

The CMOS design parameters are the transistor width and length. The domain of each parameter is a bounded interval of real numbers. A bound may denote a technology constraint or a designer preference.

The *circuit design parameters* are ordered as vector  $\mathbf{d}_{\mathcal{E}}$ , with  $n_{d\mathcal{E}} = |\mathbf{d}_{\mathcal{E}}|$ :

$$\mathcal{E} = \{\delta_1, \delta_2, \ldots\} \Rightarrow \begin{cases} \mathbf{d}_{\mathcal{E}} = [\mathbf{d}_{\delta_1}^T; \mathbf{d}_{\delta_2}^T; \ldots]^T & \text{(circuit design parameters)} \\ \mathcal{D}_{\mathcal{E}} = \mathcal{D}_{\delta_1} \times \mathcal{D}_{\delta_2} \times \cdots & \text{(associated design space)} \end{cases}$$
(2.4)

The test bench design parameters are ordered as vector  $\mathbf{d}_{\mathcal{EB}}$ , with  $n_{d\mathcal{EB}} = |\mathbf{d}_{\mathcal{EB}}|$ :

$$\mathcal{EB} = \{\delta_1, \delta_2, \ldots\} \Rightarrow \begin{cases} \mathbf{d}_{\mathcal{EB}} = [\mathbf{d}_{\delta_1}^T; \mathbf{d}_{\delta_2}^T; \ldots]^T & \text{(test bench design parameters)} \\ \mathcal{D}_{\mathcal{EB}} = \mathcal{D}_{\delta_1} \times \mathcal{D}_{\delta_2} \times \cdots & \text{(associated design space)} \end{cases}$$
(2.5)

The *design parameters* are combined in vector **d**, with  $n_d = |\mathbf{d}|$ ; the complete design space is denoted by  $\mathcal{D}$  and is assumed to be a bounded subset of an Euclidean space:

$$\mathbf{d} \in \mathcal{D}$$
 such that  $\mathbf{d} = \begin{bmatrix} \mathbf{d}_{\mathcal{E}} \\ \mathbf{d}_{\mathcal{EB}} \end{bmatrix}$ ,  $\mathcal{D} = \mathcal{D}_{\mathcal{E}} \times \mathcal{D}_{\mathcal{EB}}$ ,  $\mathcal{D} \subset \mathbb{R}^{n\mathbf{d}}$  (2.6)

It is necessary to normalize the design parameters, so that design parameters with different units and with widely different design space bounds are comparable. Normalization is also necessary to avoid ill-conditioned transformations during numerical analysis [TB97]. In general, normalization can be accomplished by a bijective linear transformation, and is represented here by a normalization matrix **N**:

$$\mathbf{d}_{\text{normalized}} = \mathbf{N} \cdot \mathbf{d}_{\text{original}}; \quad \mathcal{D}_{\text{original}} \longmapsto \mathcal{D}_{\text{normalized}}$$
(2.7)

$$\mathbf{d}_{\text{original}} = \mathbf{N}^{-1} \cdot \mathbf{d}_{\text{normalized}}; \quad \mathcal{D}_{\text{normalized}} \stackrel{\mathbf{N}^{-1}}{\longmapsto} \mathcal{D}_{\text{original}}$$
(2.8)

Unless explicitly mentioned, it will be assumed in subsequent analysis and discussion that the design parameters are suitably normalized.

#### **Process Parameters**

Process parameters denote properties of the semiconductor fabrication technology as represented in device electrical models. For example, the BSIM3 model for CMOS devices [LJX<sup>+</sup>] has 16 important process parameters [PDML94, MI92]. It is worth noting that the effect of the fabrication process on geometric properties, such as the effective channel width and length of CMOS devices, is normally considered in the electrical models with suitable relations and process parameters.

Due to manufacturing imperfections, the value of some process parameters may vary between fabricated circuits. If variability is large enough to have a measurable effect on electrical circuit behavior, then it must be accounted for during circuit design.

Process parameters can have components that vary systematically, such as acrossfield and layout dependent variation terms [AN07], as well as statistical components that are values of a random variable. A statistical component is global if it has the same value of random variable for all devices on the same die. A statistical component is local if the value can be different for each device on the same die. Global components can be represented by a single random variable, while local component values must be picked individually for each device. In [PDML94], global variance and correlation is estimated for 16 CMOS process parameters in the BSIM model, while in [LHC86, PDW89] the mismatch in CMOS threshold voltage, current factor, and drain current due to the local variation of process parameters is studied. In [MI92], a stochastic model for the value of process parameters is developed that includes local variation components. Local variance and correlation was estimated for 16 CMOS process parameters in the BSIM model. Another model of local variation that takes into account the distance between the barycenter of devices according to Pelgrom's law is given in [LBSG07].

Examples of process parameters with a global statistical component in the BSIM3 model are gate oxide thickness (Tox), channel doping concentration (Nch), and drainsource sheet resistance (Rsh). Process parameters with a large enough local variation component to cause a mismatch in electrical properties, such as drain current, include mobility at nominal temperature ( $\mu$ 0) and the nominal threshold voltage (Vth0).

It is possible to transform the random variables of an arbitrary probability density function (PDF) into random variables of a Gaussian distribution [Esh92]. This allows the global and local statistical component values to be selected from a Gaussian distribution.

Let **s**, be the vector of transformed statistical component values of the complete circuit with  $n_{xs} = |\mathbf{s}|$ . The joint Gaussian PDF of **s** is pdf<sub>N</sub>(**s**):

$$\mathbf{s} \in \mathbb{R}^{n\mathbf{xs}}; \ \mathbf{s} \sim \mathrm{pdf}_{N}(\mathbf{s}); \ \mathrm{pdf}_{N}(\mathbf{s}) = \frac{1}{\sqrt{2\pi}^{n\mathbf{xs}}\sqrt{\mathrm{det}(\mathbf{C})}} \cdot exp(-\frac{\beta^{2}(\mathbf{s})}{2})$$
 (2.9)

$$\beta^{2}(\mathbf{s}) = (\mathbf{s} - \mathbf{s}^{0})^{T} \cdot \mathbf{C}^{-1} \cdot (\mathbf{s} - \mathbf{s}^{0})$$
(2.10)

where  $s^0$  is the mean value of the Gaussian PDF and **C** is the covariance matrix.

When modeling nominal circuit behavior only, the value of  $\mathbf{s}$  is fixed to  $\mathbf{s}^0$ .

#### **Operating Parameters**

These are test bench and environment parameters that depend on the operating conditions and cannot be adjusted freely.

Environmental operating parameters, such as temperature, are set in the simulation environment – to be used directly in device models. Test bench operating parameters, such as the supply voltage or a load capacitance, are attached to test bench devices.

The test bench and environment operating parameters are combined and ordered in a vector of operating parameters,  $\theta$ , with  $n_{\theta} = |\theta|$ . Operating conditions may vary; this must be taken into account during circuit design. For this purpose it will be assumed that each operating parameter varies within a bounded interval of real numbers. The lower and upper bounds are denoted by the vectors  $\theta^l$  and  $\theta^u$  respectively:

$$\boldsymbol{\theta} \in \mathbb{R}^{n^{\star}} \land \quad \boldsymbol{\theta}^{l} \preceq \boldsymbol{\theta} \preceq \boldsymbol{\theta}^{u} \tag{2.11}$$

The relation  $\leq$  is defined for arbitrary vectors **x** and **y** with  $|\mathbf{x}| = |\mathbf{y}|$  as follows:

$$\mathbf{x} \preceq \mathbf{y} \iff \underset{1 \leq i \leq |\mathbf{x}|}{\forall} x_i \leq y_i \tag{2.12}$$

The nominal value of the operating parameters is denoted by  $\theta^0$  and is used when simulating nominal circuit behavior.

#### 2.1.4 Circuit Performances

A circuit performance is an indicator of circuit behavior that is important to the circuit designer or is useful in hierarchical design and function abstraction.

Electrical performances, such as gain and power consumption, depend on the electrical behavior of the circuit. Each is obtained by electrical simulation of the circuit using a suitable test bench, simulator, and analysis method.

Let  $\mathbf{f}_e$  denote the vector of electrical performances, such that  $n_{\mathbf{f}e} = |\mathbf{f}_e|$ , and  $\boldsymbol{\phi}_{\mathbf{f}e}$  denote the mapping of circuit parameters to electrical performances:

$$\boldsymbol{\phi}_{\mathbf{f}e}: \mathbb{R}^{n\mathbf{d}} \times \mathbb{R}^{n\mathbf{s}} \times \mathbb{R}^{n\theta} \longrightarrow \mathbb{R}^{n\mathbf{f}e}: \begin{bmatrix} \mathbf{d} \\ \mathbf{s} \\ \mathbf{\theta} \end{bmatrix} \longmapsto \mathbf{f}_e \tag{2.13}$$

When only the nominal electrical behavior of the circuit as a function of the design parameters is of interest, the statistical and operational parameters are fixed to their nominal values:

$$\boldsymbol{\phi}_{\mathrm{f}e,0}: \mathbb{R}^{n\mathbf{d}} \longrightarrow \mathbb{R}^{n\mathbf{f}e}: \begin{bmatrix} \mathbf{d} \\ \mathbf{s}^{0} \\ \mathbf{\theta}^{0} \end{bmatrix} \longmapsto \mathbf{f}_{e}$$
 (2.14)

Geometrical performances represent the geometrical properties of the circuit, such as area, width, length, and aspect ratio. Layout synthesis must be completed to get accurate values of geometric performances, as the graph representation of a topology has insufficient geometrical information for accurate calculation. Nevertheless, a model to estimate the geometrical performances from the circuit design parameters could be used, as is done for area in [Has01].

Let  $\mathbf{f}_g$  denote the vector of geometric performances, such that  $n_{\mathbf{f}g} = |\mathbf{f}_g|$ , and  $\boldsymbol{\phi}_{\mathbf{f}g}$  denote the mapping of circuit design parameters to geometric performances.

$$\boldsymbol{\phi}_{\mathbf{f}g}: \mathbb{R}^{n\mathbf{d}\mathcal{E}} \longrightarrow \mathbb{R}^{n\mathbf{f}g}: \mathbf{d}_{\mathcal{E}} \longmapsto \mathbf{f}_g \tag{2.15}$$

The nominal electrical and the geometric performances are combined in one vector:

$$\boldsymbol{\phi}_{\mathbf{f}}: \mathbb{R}^{n\mathbf{d}} \longrightarrow \mathbb{R}^{n\mathbf{f}}: \mathbf{d} \longmapsto \mathbf{f}$$
(2.16)

With

$$\mathbf{f} = \begin{bmatrix} \mathbf{f}_e \\ \mathbf{f}_g \end{bmatrix}; \quad n_{\mathbf{f}} = n_{\mathbf{f}e} + n_{\mathbf{f}g}$$
(2.17)

The image of the design space,  $\mathcal{D}$ , by the mapping  $\phi_f$  is denoted by  $\mathcal{F}$ :

$$\mathcal{D} \stackrel{\phi_{\mathbf{f}}}{\longmapsto} \mathcal{F} \tag{2.18}$$

#### 2.1.5 Circuit Sizing Rules

An analog circuit topology, T, is normally composed of smaller functional subblocks, each of which performs a recognized analog operation. For example, two CMOS devices can be connected as a simple current mirror or as a differential pair [GZEA01].

Each sub-block is associated with a set of sizing rules to ensure that it functions as intended and to reduce the mismatch due to statistical variation in parameters. These rules can be derived algebraically, often from simple analytical models, such as the Schichman-Hodges model for CMOS devices [SH68], and from mismatch models, such as the mismatch model of drain current [LHC86, PDW89].

At the circuit level, identification of all sub-blocks and the application of the associated sizing rules should improve overall circuit functionality and ensure that the circuit continues to operate when considering process and operating parameter variation. Identification of sub-blocks and the application of sizing rules may also be necessary for correct layout synthesis.

Functional blocks and sizing rules have been described under various names in a series of publications [HRC89, VLv<sup>+</sup>95, dMHBL01, DNAV99, dMHBL98, MV01, DGS03, BSV04, LHC86, GZEA01, SPS<sup>+</sup>03, MGS08]. In [MGS08], a library of more than 26 CMOS and Bipolar functional blocks is presented, along with a structure recognition algorithm to automatically identify them in a circuit topology. For example, the sizing rules of the NMOS differential pair in Figure 2.1.5 are listed in Table 2.2.




Figure 2.1: NMOS differential pair.

Sizing rules can be separated into two categories:

Geometric rules		Electrical rules		
/1/	$L_{1} = L_{2}$	/9/	$ V_{ds2} - V_{ds1}  \le V^{(1)}$	
/2/	$W_1 = W_2$	/10/	$ V_{gs2} - V_{gs1}  \le V^{(2)}$	
/3/	$W_1 \cdot L_1 \ge Area_m$	/11/	$V_{ds1} - V_{gs1} + V_{th1} \ge V^{(3)}$	
/4/	$L_1 \ge L_m$	/12/	$V_{ds1} \ge V^{(4)}$	
/5/	$W_1 \ge W_m$	/13/	$V_{gs1} - V_{th1} \geq V^{(5)}$	
/6/	$W_2 \cdot L_2 \ge Area_m$	/14/	$V_{ds2} - V_{gs2} + V_{th2} \ge V^{(3)}$	
/7/	$L_2 \ge L_m$	/15/	$V_{ds2} \ge V^{(4)}$	
/8/	$W_2 \ge W_m$	/16/	$V_{gs2} - V_{th2} \ge V^{(5)}$	

Table 2.2: Sizing rules of an NMOS differential pair based on [MGS08]

 $V^{(1)}$  to  $V^{(5)} \in \mathbb{R}^+$  are electrical margins,

Area<sub>*m*</sub>,  $L_m$ ,  $W_m \in \mathbb{R}^+$  are geometric margins.

#### **Electrical rules**

These are inequality constraints that depend on the circuit DC bias point under nominal conditions. They can be formulated in terms of the design parameters:

$$\mathbf{d} \stackrel{\text{DC analysis}}{\longmapsto} \mathbf{V}(\mathbf{d}), \mathbf{I}(\mathbf{d}); \ \mathbf{h}_{e}(\mathbf{V}(\mathbf{d}); \mathbf{I}(\mathbf{d})) \succeq \mathbf{c}_{e}^{m}$$
(2.19)

where  $\mathbf{h}_e$  denotes the vector of all the electrical constraint functions, the elements of **V** are the DC voltages of the topology vertices in  $\mathcal{V}$ , and the elements of **I** are the DC terminal currents of the topology devices in  $\mathcal{E}$ . The constant  $\mathbf{c}_e^m$  is a vector of margins.

For abstract analysis, the formulation can be simplified:

$$\boldsymbol{\phi}_{ce}(\mathbf{d}) = \mathbf{h}_{e}(\mathbf{V}(\mathbf{d}); \mathbf{I}(\mathbf{d})); \qquad (2.20)$$

$$\boldsymbol{\phi}_{\mathbf{c}e}: \mathbb{R}^{n\mathbf{d}} \longrightarrow \mathbb{R}^{n\mathbf{c}e}: \mathbf{d} \longmapsto \mathbf{c}_{e}; \ \mathbf{c}_{e} \succeq \mathbf{c}_{e}^{m}$$
(2.21)

where  $\mathbf{c}_e$  denotes the vector of electrical constraints, such that  $n_{\mathbf{c}e} = |\mathbf{c}_e|$ .

#### **Geometric rules**

These are algebraic equalities and inequalities involving the geometric properties of topology devices, such as the width, length, and area.

The geometric equalities are used to reduce the dimensions of the design space by identifying and eliminating dependent design parameters. For instance, for the set of linear equalities, the dependent parameters can be identified by the application of the Gaussian elimination algorithm.

Let  $\mathbf{c}_g$  denote the vector of geometric inequality constraints, such that  $n_{\mathbf{c}g} = |\mathbf{c}_g|$ , and let  $\boldsymbol{\phi}_{\mathbf{c}g}$  denote the mapping of topology design parameters to geometric inequality constraints:

$$\boldsymbol{\phi}_{\mathbf{c}g}: \mathbb{R}^{n\mathbf{d}\mathcal{E}} \longrightarrow \mathbb{R}^{n\mathbf{c}g}: \mathbf{d}_{\mathcal{E}} \longmapsto \mathbf{c}_g; \ \mathbf{c}_g \succeq \mathbf{c}_g^m \tag{2.22}$$

Variable elimination methods can also be applied to the system of inequality constraints to create a reduced system of same kind, but with fewer variables:

$$\underbrace{\begin{bmatrix} \mathcal{D}_{\mathcal{E},\text{original}} \\ \mathbf{c}_{g,\text{original}} \succeq \mathbf{c}_{g,\text{original}}^{m} \end{bmatrix}}_{\text{original problem}} \underbrace{\begin{bmatrix} \mathcal{D}_{\mathcal{E},\text{reduced}} \\ \mathbf{c}_{g,\text{reduced}} \succeq \mathbf{c}_{g,\text{reduced}}^{m} \end{bmatrix}}_{\text{reduced problem}} (2.23)$$

$$\mathbf{d}_{\mathcal{E},\text{original}} = [\mathbf{d}_{\delta 1}^{T}; \mathbf{d}_{\delta 2}^{T}; \ldots]^{T} \xrightarrow{\text{methods}} \mathbf{d}_{\mathcal{E},\text{reduced}}; |\mathbf{d}_{\mathcal{E},\text{reduced}}| \leq |\mathbf{d}_{\mathcal{E},\text{original}}|$$
(2.24)

For example, the Fourier-Motzkin elimination algorithm [DE73, SGA07] can be applied to the set of linear inequalities to reduce the number of parameters.

A necessary condition of variable elimination is that the original and reduced systems have the same solutions over the remaining variables. This is necessary so that the individual device design parameters can be calculated and the circuit sized:

$$\mathbf{d}_{\mathcal{E}, \text{reduced}} \stackrel{\text{inverse of}}{\longmapsto} \mathbf{d}_{\mathcal{E}, \text{original}} = [\mathbf{d}_{\delta 1}^{T}; \mathbf{d}_{\delta 2}^{T}; \ldots]^{T}$$
(2.25)

Unless explicitly mentioned, it will be assumed in subsequent analysis and discussion that the mapping of (2.24) has been performed implicitly for the design parameters and inequality constraints and that  $\mathbf{d} = [\mathbf{d}_{\mathcal{E}, \text{reduced}}; \mathbf{d}_{\mathcal{E}\mathcal{B}}]$ .

The electrical and the geometric constraints are combined in one vector:

$$\boldsymbol{\phi}_{\mathbf{c}}: \mathbb{R}^{n\mathbf{d}} \longrightarrow \mathbb{R}^{n\mathbf{c}}: \mathbf{d} \longmapsto \mathbf{c}; \ \mathbf{c} \succeq \mathbf{c}^{m}$$
(2.26)

With

$$\mathbf{c} = \begin{bmatrix} \mathbf{c}_e \\ \mathbf{c}_g \end{bmatrix}; \ \mathbf{c}^m = \begin{bmatrix} \mathbf{c}_e^m \\ \mathbf{c}_g^m \end{bmatrix}; \ n_{\mathbf{c}} = n_{\mathbf{c}e} + n_{\mathbf{c}g}$$
(2.27)

#### 2.1.6 The Feasible Design Space and Performance Space

The feasible design space,  $\hat{D}$ , is defined as the subset of the design space, D, that fulfills the electrical and geometric circuit constraints (the circuit sizing rules):

$$\hat{\mathcal{D}} = \{ \mathbf{d} \in \mathcal{D} \mid \boldsymbol{\phi}_{\mathbf{c}}(\mathbf{d}) = \mathbf{c} \land \mathbf{c} \succeq \mathbf{c}^{m} \}$$
(2.28)

The feasible performance space,  $\hat{\mathcal{F}}$ , consists of all elements in the performance space corresponding to elements of the feasible design space,  $\hat{\mathcal{D}}$ , according to mapping  $\phi_{\mathbf{f}}$ :

$$\hat{\mathcal{F}} = \left\{ \mathbf{f} \in \mathbb{R}^{n\mathbf{f}} \mid \exists_{\mathbf{d} \in \hat{\mathcal{D}}} \boldsymbol{\phi}_{\mathbf{f}}(\mathbf{d}) = \mathbf{f} \right\}$$
(2.29)

The mapping of the feasible design space to the feasible performance space can be written as:

Vectors  $f^+$  and  $f^-$  denote the upper and lower bounds of the feasible design space and are defined below:

$$\mathbf{f}^{+} = \inf \hat{\mathcal{F}} \quad (\inf \inf \inf \, \mathbf{R}^{n\mathbf{f}}) \tag{2.31}$$

$$\mathbf{f}^- = \sup \hat{\mathcal{F}}$$
 (supremum of  $\hat{\mathcal{F}}$  in  $\mathbb{R}^{n\mathbf{f}}$ ) (2.32)

It is assumed that these bounds always exist for analog circuit design problems.

### 2.2 Circuit Problem Formulation

In this section, a series of related circuit problems will be defined based on the mapping of the feasible design space to the performance space.

#### 2.2.1 Feasibility Analysis

Feasibility Analysis is the problem of finding any element of the feasible design space:

Find any 
$$\mathbf{d} \in \hat{\mathcal{D}}$$
 (2.33)

Conversely, the sizing rules are feasible if they are satisfied by at least one design parameter vector.

#### 2.2.2 Circuit Sizing to Meet Performance Specifications

A general specification is an inequality involving a function of circuit performances. Specifications are set at the system design level for each sub-block circuit. The correct operation of a system depends on specification satisfaction in each sub-block. Let  $\mathbf{s}(\mathbf{f})$  denote a general vector of specification functions, and let  $\mathbf{f}^l$  and  $\mathbf{f}^u$  denote lower and upper specifications respectively:

$$\mathbf{f}^{l} \preceq \mathbf{s}(\mathbf{f}) \preceq \mathbf{f}^{u} \tag{2.34}$$

Without loss of generality, it is assumed that the specifications take the form of an upper bound,  $f^u$ , on the value of the performances:

$$\mathbf{f} \leq \mathbf{f}^{u} \tag{2.35}$$

If necessary, a performance space can be transformed so that the specifications take the form of (2.35):

$$\begin{array}{ccc} \mathbf{f}^{l} \preceq \mathbf{s}(\mathbf{f}) \preceq \mathbf{f}^{u} \implies & \mathbf{f}_{\text{new}} \preceq \mathbf{f}_{\text{new}}^{u} \\ \text{specifications in original} & \text{specifications in a new} \\ \text{performance space} & \text{performance space} \end{array}$$
 (2.36)

For example, general specifications  $\mathbf{f}^l \preceq \mathbf{s}(\mathbf{f}) \preceq \mathbf{f}^u$  can be transformed as follows:

$$\mathbf{f}^{l} \leq \mathbf{s}(\mathbf{f}) \leq \mathbf{f}^{u} \implies \underbrace{\begin{bmatrix} \mathbf{s}(\mathbf{f}) \\ -\mathbf{s}(\mathbf{f}) \end{bmatrix}}_{\mathbf{f}_{\text{new}}} \leq \underbrace{\begin{bmatrix} \mathbf{f}^{u} \\ -\mathbf{f}^{l} \end{bmatrix}}_{\mathbf{f}_{\text{new}}}$$
 (2.37)

This transformation preserves the differentiability class of  $\mathbf{s}(\mathbf{f})$ , but has twice as many dimensions after transformation, such that  $|\mathbf{f}_{new}| = 2|\mathbf{s}(\mathbf{f})|$ .

The circuit sizing problem is formulated as follows in the performance space:

Find any 
$$\mathbf{f} \in \hat{\mathcal{F}}$$
 subject to  $\mathbf{f} \preceq \mathbf{f}^u$  (2.38)

The solution to the circuit sizing problem in the design space is usually of interest, since it can be readily used to synthesize a circuit:

Find any 
$$\mathbf{d} \in \hat{\mathcal{D}}$$
 subject to  $\mathbf{f} \leq \mathbf{f}^{u}$  where  $\boldsymbol{\phi}_{\mathbf{f}}(\mathbf{d}) = \mathbf{f}$  (2.39)

# **Chapter 3**

# **Overview of Layout Synthesis Steps**

## 3.1 Introduction

A layout is blueprint of planar geometric shapes used to create photo masks for the physical realization of an IC in a specific fabrication technology using the technique of photo lithography.

The layout of a circuit block can be separated into three steps:

- Layout of individual physical devices, such as MOS transistors, and polysilicon capacitors.
- Compact placement of device layout polygons relative to each other on a plane.
- Routing of connections between device terminals, as well as the circuit pins.

Layout synthesis is followed by electrical and geometric verification to ensure the correctness of the synthesis process.

Electrical behavior may change in ways that may not be accounted for during circuit sizing at the topology level. Electrical verification aims to check if the electrical constraints and the specifications set on electrical performances are satisfied by the circuit post-layout synthesis. In order to complete electrical verification, an electrical model must be extracted from the layout geometry and the technology information.

Geometric verification checks if the layout geometry fulfills the technology layout rules (design rule checking or DRC), as well as the specifications set on geometric performances, such as width, length, area, and aspect ratio. Layout design rules specify geometric and connectivity restrictions at the layout level. They are particular to a semiconductor manufacturing process and ensure the correctness of a mask set. They also ensure sufficient margins to account for variability in semiconductor manufacturing processes.

The remainder of this chapter is organized in four sections. Sections 3.2 through 3.4 describe the three steps of layout synthesis in detail. The conditions necessary to

ensure circuit functionality and robustness after layout are explained. Algorithms and techniques found in literature to automate each step are also listed. Section 3.5 reviews the techniques used to extract an electrical model from a geometric layout.

## 3.2 Layout of Individual Physical Devices

For each device in the circuit topology, the planar geometric layers needed to create the physical realization using the process of photolithography are drawn.

For example, Figure 3.1(a) shows a simplified cross section of a fabricated NMOS transistor, while Figure 3.1(b) shows the geometric layout information needed to correctly fabricate the NMOS device. The NMOS device layout, as pictured, is formed of 16 rectangles in five different layers.




Figure 3.1: Physical cross section and layout of an NMOS transistor.

In order to systematically create device layouts, each device in the circuit topology is attached to a list of layout parameters that depend on the device type, such as NMOS, PMOS, polysilicon capacitor, etc. For example, the number of folds and gate orientation are two layout parameters of a CMOS device. The layout parameters are used to draw the geometric layout of the device according to the layout rules of the used fabrication technology.

### 3.2.1 Device Layout Automation

A procedure can be used to map a list of layout parameters to a device layout in a systematic manner that meets all technology layout rules. For example, in the commercial Cadence analog design framework, parametric cells (PCELLS) are created for each type of device, and used to map layout parameters to a device layout [Cad08].

# 3.3 Device Placement

The individual device layouts are placed relative to each other on a plane. There may be innumerable possible arrangements to place the devices, however certain considerations must be taken into account during placement; these considerations are listed below:

- Circuit geometric constraints must be satisfied by the layout; these constraints include the technology layout rules and the circuit dimension, area, and aspect ratio specifications.
- The placement should be compact maximizing area utilization.
- The parasitic devices on both halves of a differential circuit must be balanced. At the placement level, this is ensured by placing devices symmetrically along differential signal paths.
- In order to be successful, circuit routing should be taken into account during the placement step. Connected devices should be placed in proximity, thereby reducing total wire length and parasitic routing resistance. Noise sensitive signal paths should be kept away from noise sources to avoid coupling through layout parasitic coupling capacitors. Margins of space must be left between devices to insure that device terminal are unblocked and reachable by routing layers. These margins must also be wide enough to avoid routing congestion [Sax07]. Symmetric device placement is also necessary to create symmetric routing.
- The variation in the electrical behavior between matched devices is dependent on device placement, as will be described here: Process anisotropic effects are caused by certain manufacturing steps, such as plasma etching, ion implant angle, or from lattice orientation. Adjacent structures to matched devices may have a systematic influence on the value of the process parameters. Die stress from packaging or thermal gradients may cause considerable systematic drift in process parameter values. Finally, the variance in the value of some process parameters, such as CMOS nominal threshold voltage Vth0, depends on the distance between devices; this is modeled by the distance term in Pelgrom's law [LBSG07]. It is difficult to numerically model the effect of placement-dependent variation at the device level, since information about the spacial variation in the value of the process parameters is typically not supplied by the fabrication technology foundry. However, the effect of placement on electrical performance can be minimized by using appropriate layout techniques [Has01].

For example, the appropriate techniques for matched CMOS devices are tabulated in Table 3.1, along with the source of mismatch that is minimized by each technique. The techniques are adjacent parallel placement, matching drain-tosource orientation, splitting and interleaving of devices fingers, splitting and common centroid layout, and the use of dummy elements to surround matched devices.

Layout techniques	Local process	Systematic	Adjacent	Anisotropic
	parameters	gradients	structures	effects
Adjacent parallel placement	Х	Х		
Surround by dummy elements			Х	
Common centroid	Х	Х		
Split and interleave	Х	Х		
Match drain-to-source orientation				Х

Table 3.1: Layout techniques for matched CMOS devices

In the state of the art, placement considerations have been formulated as geometric constraints to limit the space of possible placement arrangements. In [EK96], the proposed constraints are maximum area, the deviation from a specified circuit aspect ratio, and a maximum path delay for each routing path. Common centroid and symmetry constraints are formulated in [XY09], while in [SEG<sup>+</sup>08], device proximity, symmetry, common centroid, and minimum distance constraints are used.

The type and number of placement constraints considered during placement will affect the electrical circuit performance values as demonstrated in [ESGS10, ESL<sup>+</sup>11].

### 3.3.1 Circuit Placement Automation

Automation can be applied to two aspects of circuit placement:

The first aspect is the automatic formulation of geometric placement constraints. A successful automation method will recognize the possible constraints involving two or more devices, then rank conflicting constraints according to importance in optimizing the layout. In [LCL09, SEG<sup>+</sup>08], placement constraints are grouped according to the clusters of devices to which they are applied. The constraint groups are then hierarchically ordered according to the importance of individual constraints. In [CMSV93, CSV93, MCFSV96, CS92], circuit sensitivity analysis is performed prior to placement in order to identify the matching and symmetry constraints that must be used to improve electrical behavior. The method in [HDC<sup>+</sup>04, KSH94, Ars96] performs a structural analysis of the circuit topology to recognize basic circuit subblocks and generate symmetry constraints. The algorithm in [ESGS10] generalizes the structural analysis method to the recognition of proximity, alignment, symmetry, and common centroid constraints; these constraints are ordered hierarchically according to importance and circuit topology.

The second aspect is the automatic generation of circuit placements that satisfy the placement constraints. Two approaches towards placement generation can be found in literature. In the first approach, the position of each device is stored as an (x, y) planar coordinate, and the space of circuit placements is set of all possible combinations of device coordinates. Circuit placement can commence by using a search algorithm to find a set of device coordinates that satisfied all placement constraints [NSS85, CGRC91, LGS95, MCFSV96]. The overlap of devices on the plane is avoided by introducing additional placement constraints. The disadvantage of this approach is the high dimensionality of the search space (the space of possible placements), which is  $\mathbb{R}^{2|\mathcal{E}|}$ , where  $|\mathcal{E}|$  is the number of devices. Each additional device increases the dimensions of the search space by two. High dimensionality will result in a high computational time to find a feasible circuit placement; furthermore, it is impossible to find the complete set of feasible placements with this approach.

In the second approach to automatic placement, a topological representation is used to encode placements. Topological representation does not allow device overlap and the number of possible placement arrangements is finite [GCY99]. There are many mathematical structures for the topological representation of planar rectangular shapes, they include the Sequence Pair [MFNK96], Bounded Sliceline Grid [NFMK96], O-Tree [GCY99, PCLX01], Corner Block List [HHC<sup>+</sup>00, MYP07], and B\*-tree [CCWW00, BMM<sup>+</sup>04, WCC03, SEG<sup>+</sup>08] structures. The B\*-tree structure has the lowest solution space redundancy and can represent the largest space of possible placements when compared to other topological representations [CCWW00]. All the topological methods found in literature use non-deterministic simulated annealing [BSMD08, SK06] to search the topological placement space for feasible placements that meet the placement constraints; the only exception is the method of [SEG<sup>+</sup>08] that uses a deterministic enumeration using enhanced shape functions and B\*-trees.

# 3.4 Routing

After the individual device layouts are drawn and compactly placed, the connections between device terminals, as well as device terminals and the (external) pin connections of the circuit block are routed. Typically two or more metal layers in a fabrication technology are designated for circuit routing.

As with device placement, the routing operation is restricted by a set of geometric constraints:

- The technology layout rules must remain satisfied after routing.
- Geometric constraints, beyond what is included in the technology layout rules, are set to improve post-layout electrical behavior in terms of functionality. A maximum wire length and minimum wire width are specified for each metal layer to limit connection resistance and total load capacitance. The allowed number of contacts (vias), wire corners, and wire crossovers along a connection may be limited to reduce resistance and coupling capacitance. The minimum separation between parallel and between tandem wires is specified to limit coupling

capacitance. For symmetrically placed devices and differential signal paths, resistance and load capacitance is matched, or the routing geometry is mirrored when possible. For noise sensitive nodes in the circuit topology, the maximum coupling capacitance to other nodes may be specified. Routing congestion can also be estimated and minimized [Sax07, CSX<sup>+</sup>05, AKSW06, SYL09].

• Additional rules may be specified to improve post-layout robustness and reliability and to address failure mechanisms. For example, the minimum wire width of a routing connection may be increased to insure that the maximum current density through the connection does not exceed the preset technology limit. This is important to avoid metal migration, in which the atoms move within the wire, leaving a break in the conductor [WVN<sup>+</sup>06, CLL<sup>+</sup>06].

## 3.4.1 Circuit Routing Automation

Several automatic routing algorithms are found in literature [CGRC91, RM08, HRM08, Cad03a].

The dominant automatic routing methodology is shape-based routing. Shape-based routing algorithms can handle complex constraints such as differential pair routing, wire shielding, bounds on parasitic coupling capacitance and wire resistance, as well as other custom design requirements.

The method in [Cad03a] uses adaptive routing. In a first run of the shape-based routing algorithm, the auto-router tries to wire all connections while ignoring some routing constraints, such as minimum wire separation and the clearance rules between components. In subsequent runs, connections with constraint violations are ripped off and routing is retried.

## 3.5 Post-Layout Electrical Model Extraction

In order to simulate the post-layout electrical performances, an electrical model of the circuit is extracted from the layout geometry. A review of layout electrical model extraction can be found in [KLBS01].

Circuit topology devices are identified directly from the layout geometry layers (LVS extraction). Some parasitic components, such as CMOS coupling capacitors  $c_{db}$  and  $c_{sb}$ , depend on the area and perimeter of the topology devices and are accounted for directly within the device models.

The layout features that must be considered in the electrical model depend on circuit application, operating environment, and the level of accuracy desired in the calculated value of the electrical performances. The computational effort the designer is willing to expend in model extraction is an additional factor.

The substrate structure needs to be modeled if there are noise generating devices on the chip, and the coupling of noise through the substrate has a significant effect on the value of the electrical performances [vHBD+02, Hey04, HMF05, AM08]. Algorithms to extract and model the substrate can be found in [Cad, OBA+03]. Some applications may require eddy currents in the substrate to be modeled.

For routing interconnects, self and mutual inductance is significant in circuits operating at a relatively high frequency, such as radio frequency (RF) circuits, while only parasitic wire resistance and coupling capacitance is important in low frequency analog circuits. The methodology used to extract the inductance and coupling capacitance will affect the accuracy of electrical performance calculation as well as the computational cost of extraction.

For high accuracy and high computational cost, a three dimensional (3D) electromagnetic field solver based on the finite difference or finite element methods is used, such as the algorithm and commercial tool in [Mag06].

For low accuracy and low computational cost, analytical-geometric models of capacitance may be used. The models need only be generated once for a fabrication technology, after which the can be applied to any circuit layout. Examples of analytical-geometric model generation and application can be found in [LGS95, ARSR96, CHA<sup>+</sup>92]. The algorithm in [LGS95] claims a 10% error in the value of coupling capacitors in comparison to a 3D solver.

Algorithms based on the boundary element method (BEM) or integral equations offer a compromise in the tradeoff between accuracy and cost. The algorithm in [YLWH04] implements a hierarchical form of the BEM to extract the whole interconnect capacitance matrix with one computation and with an average error of 2.7% compared to a 3D solver. The method in [KL00] is an integral equation method with a new representation for charge distributions that decouples charge variation from conductor geometry. In this method, the error is claimed to be below 3% compared to the 3D solver in [Mag06] for capacitors of a value greater than 2fF.

Diffusion area impedance can be calculated by formulating and solving the diffusion equation. In [Cad05], the diffusion equation is formulated as a two dimensional (2D) problem that can be expediently solved using a 2D Laplace solver.

Lossy or lossless model order reduction can be used to reduce the complexity of the passive parasitic network of extracted devices; this is done under consideration of the circuit bandwidth [FF95, OCP98, PCL96, PS05].

# **Chapter 4**

# New Automatic Constraint-Based Layout Synthesis Flow

## 4.1 Introduction

In this chapter, a novel automatic layout synthesis flow is presented. The new flow combines placement and routing algorithms from the state of the art with new concepts to create a functional and robust circuit layout. This is done starting from a circuit topology, T, and a list of design parameters, **d**. Steps that require the input of a decision maker in traditional layout synthesis are replaced by automata.

Each step in the synthesis flow is completely constraint-driven, such that layout selection is completed under consideration of a predefined set of device, placement, and routing constraints – collectively called the *synthesis rules*.

The synthesis rules can be selected automatically or set up by the designer. They need only be defined once for a circuit topology and fabrication technology, after which they can be applied for different values of the circuit design parameters.

The space of all possible layouts that satisfy the synthesis rules is thoroughly explored. From this exploration, a final layout is selected that best meets the electrical and geometric performance specifications. The steps of the new flow are illustrated in Figure 4.1, while the details of each step are given in Sections 4.2 through 4.6 of this chapter.




Figure 4.1: A new automatic layout synthesis flow.


## 4.2 Enumeration of Device Layouts

The design parameters of each circuit device,  $\delta \in \mathcal{E}$ , are elements of the circuit design parameters, such that  $\mathbf{d}_{\mathcal{E}} = [\mathbf{d}_{\delta_1}^T; \mathbf{d}_{\delta_2}^T; \ldots]^T$ . If the design parameter space is normalized according to (2.7) or transformed according to (2.23) and (2.24), then these mappings are inverted:

$$\mathbf{d}_{\mathcal{E}, \text{reduced}, \text{normalized}} \stackrel{(2.8), \, (2.25)}{\longmapsto} \mathbf{d}_{\mathcal{E}, \text{original}} = [\mathbf{d}_{\delta 1}^T; \mathbf{d}_{\delta 2}^T; \ldots]^T$$
(4.1)

Let  $\lambda_{\delta}$  denote the vector of layout parameters of device  $\delta \in \mathcal{E}$ . The elements of  $\lambda_{\delta}$  depend on the device type, such as NMOS, PMOS, polysilicon capacitor, etc. The space of all valid device layouts is denoted by  $\mathcal{L}_{\delta}$ , such that  $\lambda_{\delta} \in \mathcal{L}_{\delta}$ .

For example, if  $\delta$  is an CMOS device, then  $\lambda_{\delta} = \lambda_{\text{CMOS}}$  as given in Table 4.1. The CMOS layout parameters in this example are the number of device fingers,  $n_f$ , and the transistor finger width and length,  $W_f$  and  $L_f$  respectively. Additional layout parameters define the device orientation, ORE, and the location of substrate taps, STL. In Figure 4.2, the layout parameters in combination with the technology layout rules are used to create the layout of an NMOS device. Geometric dimensions not explicitly fixed by the value of the layout parameters or the technology layout rules offer additional degrees of freedom during layout creation.





$\lambda_{\text{CMOS}} \in \mathcal{L}_{\text{CMOS}}, \ \mathcal{L}_{\text{CMOS}} = \mathcal{L}_{Wf} \times \mathcal{L}_{Lf} \times \mathcal{L}_{nf} \times \mathcal{L}_{\text{STL}} \times \mathcal{L}_{\text{ORE}}$						
i	description	$(\lambda_{\mathrm{CMOS}})_i$	Domain			
1	finger width	$W_f$	$\mathcal{L}_{Wf} = [W_{\min} : W_{step} : W_{\max}]$			
2	finger length	$L_f$	$\mathcal{L}_{Lf} = [L_{\min} : L_{\text{step}} : L_{\max}]$			
3	# of fingers	$n_f$	$\mathcal{L}_{nf} = \mathbb{N}^+$			
4	Substrate Tap location	STL	$\mathcal{L}_{STL} = \{ \text{left, right, both, none} \}$			
5	Orientation and Reflection	ORE	$\mathcal{L}_{ORE} = \left\{ \left[ \begin{array}{ccc} 1 & 0 \\ 0 & 1 \end{array} \right], \left[ \begin{array}{ccc} 0 & -1 \\ -1 & 0 \end{array} \right], \\ \left[ \begin{array}{ccc} 0 & -1 \\ 1 & 0 \end{array} \right], \left[ \begin{array}{ccc} 0 & 1 \\ -1 & 0 \\ 0 & -1 \end{array} \right], \\ \left[ \begin{array}{ccc} 0 & 1 \\ -1 & 0 \\ 0 & -1 \end{array} \right], \\ \left[ \begin{array}{ccc} 0 & 1 \\ 1 & 0 \\ 0 & -1 \end{array} \right], \\ \left[ \begin{array}{cccc} 0 & 1 \\ 1 & 0 \\ 0 & 1 \end{array} \right] \right\} \right] $ (described by rotation and reflection matrices)			


Table 4.1: CMOS device layout part	ameters
------------------------------------	---------

The device design parameters,  $\mathbf{d}_{\delta}$ , are mapped to device layout parameters,  $\lambda_{\delta}$ , in a manner that preserves the electrical characteristics of the device. In general, multiple valid layouts can be realized for the same value of the device design parameters.

Let  $V_{\delta}$  denote the set of layout parameters possible for a single value of the device design parameters:

$$\mathbf{d}_{\boldsymbol{\delta}} \stackrel{\text{multivalued}}{\longmapsto} \mathcal{V}_{\boldsymbol{\delta}}; \ \mathcal{V}_{\boldsymbol{\delta}} = \{\boldsymbol{\lambda}_{\boldsymbol{\delta}}^{(1)}, \boldsymbol{\lambda}_{\boldsymbol{\delta}}^{(2)}, \dots, \boldsymbol{\lambda}_{\boldsymbol{\delta}}^{(n)}\}; \ n \ge 1$$
(4.2)

For the purpose of illustration, Figure 4.3 shows five different layouts of an NMOS device, denoted by parameter vectors  $\lambda_{\delta}^{(1)}$  to  $\lambda_{\delta}^{(5)}$ , that are valid for the same value of device design parameter vector  $\mathbf{d}_{\delta}$ .



**Figure 4.3:** Many device layouts are possible for the same device design parameter values:  $\mathbf{d}_{\delta} \longmapsto \{\lambda_{\delta}^{(1)}, \lambda_{\delta}^{(2)}, \lambda_{\delta}^{(3)}, \lambda_{\delta}^{(4)}, \lambda_{\delta}^{(5)}\}.$ 

The complete set,  $V_{CMOS}$ , of valid layouts parameters for a CMOS device with design parameters,  $\mathbf{d}_{CMOS} = [W, L]$ , is defined in (4.3)\*:

$$\mathcal{V}_{\text{CMOS}} = \left\{ \begin{bmatrix} W_f \\ L_f \\ n_f \\ \text{STL} \\ \text{ORE} \end{bmatrix} \middle| \begin{array}{l} W_f \in \mathcal{L}_{Wf}, \ L_f \in \mathcal{L}_{Lf}, \ n_f \in \mathcal{L}_{nf}, \\ \text{STL} \in \mathcal{L}_{\text{STL}}, \ \text{ORE} \in \mathcal{L}_{\text{ORE}}, \\ W_f = \left\lfloor \frac{W}{n_f \cdot W_{\text{step}}} \right\rfloor \cdot W_{\text{step}}, \ L_f = \left\lfloor \frac{L}{L_{\text{step}}} \right\rfloor \cdot L_{\text{step}} \right\}$$
(4.3)

The CMOS layout parameters and domains  $\mathcal{L}_{Wf}$ ,  $\mathcal{L}_{Lf}$ ,  $\mathcal{L}_{nf}$ ,  $\mathcal{L}_{STL}$ , and  $\mathcal{L}_{ORE}$  are defined in Table 4.1. Constants  $W_{\text{step}}$  and  $L_{\text{step}}$  are the minimum increment step for width and length allowed because of layout manufacturing grid alignment.

The folding of a single CMOS device into a number of fingers,  $n_f$ , connected in parallel helps to create compact placements – thereby improving the value of the geometric circuit performances,  $\mathbf{f}_g$ , such as area and aspect ratio. Folding also changes the parasitic gate, drain, and source resistance, as well as each extrinsic device capacitance; this, in turn, alters the drain current, small signal transconductance, and frequency response of the CMOS device [YKC<sup>+</sup>05, KKC<sup>+</sup>08]. As a result, electrical

<sup>\*</sup>  $\lfloor \cdots \rfloor$ : is used to denote rounding to the nearest integer.

performances,  $\mathbf{f}_e$ , must be evaluated to find the optimal number of fingers for each circuit device. The electrical constraints,  $\mathbf{c}_e \succeq \mathbf{c}_e^m$ , must also remain satisfied.

The number of possible folding combinations for the complete circuit is exponential in the number of CMOS devices:

possible folding combinations =  $|\mathcal{L}_{nf,\delta_1} \times \cdots \times \mathcal{L}_{nf,\delta_i} \times \cdots \times \mathcal{L}_{nf,\delta_m}|$  (4.4)

where  $\{\delta_1, \ldots, \delta_i, \ldots, \delta_m\}$  are the CMOS devices in the circuit and  $\mathcal{L}_{nf,\delta_i}$  is the set possible fingers allowed for the *i*-th device.

A solution to find the optimal number of fingers for each device is to replace W with  $[W_f, n_f]$  as device design parameters. Parameters  $n_f$  and  $W_f$  have discrete domains, therefore discrete algorithms are needed to explore this revised design space.

Stochastic algorithms are used in [ABD03, ORC96, GWS90, PKR<sup>+</sup>00, SCP07] for discrete circuit sizing, while a deterministic approach was employed in [PMGS08, PZG10, PG11]. Using circuit examples, stochastic approaches have been shown to converge slowly. The referenced deterministic approaches can be used to solve a problem, only if the circuit performances and constraint functions can be evaluated in between the discrete elements of the design space. If the discrete design space cannot be extended to a continuous domain and the circuit performances and constraint functions cannot be evaluated over this extended domain, then the deterministic approaches cannot be applied directly. A principal problem of all the discrete sizing methods is that the effect of circuit placement is not considered. Many possible folding combinations can be readily discarded post placement, since they do not lead to compact circuit placements – wasting effort in design space exploration.

A second solution to find the optimal number of fingers for each device, and the one used here, is to retain total width, *W*, as a design parameter, then enumerate and collectively assay all possible folding combinations.

Additional constraints can be applied to the multivalued mapping of (4.2) and to membership in  $\mathcal{V}_{\delta}$  in order to preclude layout realizations that will not result in compact device placement, good routing quality and proper electrical behavior after synthesis. Hereinafter, these constraints will be called *device layout rules*. The placement exploration algorithm, discussed in Section 4.3, is then applied to identify the possible folding combinations that result in the most compact of circuit placements only. Finally, electrical constraints and performances need only be considered for the remaining fraction of possible finger combinations

The constrained multi-valued mapping between design and layout parameters is described in Section 4.2.1 for single CMOS devices. In Section 4.2.2 constrained enumeration is extended to CMOS functional blocks, such as matched devices, current mirrors, and level shifters, that are split and laid out in a common centroid configuration to improve performance.

A similar constrained mapping is possible for other types of devices, such as polysilicon capacitors and resistors; and for other CMOS layout configurations, such as merged fingers.

### 4.2.1 Constrained Enumeration of CMOS Device Layouts

Device layout rules along with a procedure for the constrained mapping of design parameters to layout parameters for a single CMOS device is described below; Algorithm-1 is an equivalent given in pseudo code.

First, designer preferences are applied to restrict the space of valid layouts. The designer specifies three subsets,  $\mathcal{L}'_{nf} \subseteq \mathcal{L}_{nf}$ ,  $\mathcal{L}'_{STL} \subseteq \mathcal{L}_{STL}$ , and  $\mathcal{L}'_{ORE} \subseteq \mathcal{L}_{ORE}$  as inputs to the procedure. These sets are used to restrict the space of valid layouts, such that  $[n_f, STL, ORE] \in \mathcal{L}'_{nf} \times \mathcal{L}'_{STL} \times \mathcal{L}'_{ORE}$ .

For example, the designer may specify that the number of fingers is to be even and up to 30, such that  $\mathcal{L}'_{nf} \leftarrow \{2, 4, 6, 8, \dots, 30\}$ , and that left substrate taps only are to be used, such that  $\mathcal{L}'_{STL} \leftarrow \{\text{left}\}$ . To reduce anisotropic layout effects and improve circuit routing, all CMOS device gates are often oriented identically (vertically, for example); if the devices also have one reflection symmetry along an axis, then the number of orientations is reduced from eight to two, for instance  $\mathcal{L}'_{ORE} \leftarrow \{\begin{bmatrix}1 & 0\\ 0 & 1\end{bmatrix}, \begin{bmatrix}-1 & 0\\ 0 & -1\end{bmatrix}\}$ .

Designer preferences are handled in lines /2/ and /4/ of Algorithm-1.

A geometric constraint is applied to ensure compliance with the layout design rule prescribing minimum device width:

$$W_{\min} \le W_f \tag{4.5}$$

 $W_{\min}$  is the minimum finger width, as given in Table 4.1, and  $W_f$  is defined in (4.3).

Constraint (4.5) is handled in line /9/ of Algorithm-1.

Skewed device geometries will not result in compact circuit placements and are discarded:

$$As_{\min} \le \frac{\text{device length}}{\text{device width}} \le As_{\max}$$
 (4.6)

 $As_{\min}$  and  $As_{\max}$  are the minimum and maximum device aspect ratio respectively, for example  $As_{\min} = 1/3$  and  $As_{\max} = 3/1$ .

Constraint (4.6) is handled in line /13/ of Algorithm-1.

A disadvantage of folding is a larger statistical variation in the *effective* device width, as well as a larger discretization error in width due to manufacturing grid alignment. These disadvantages can offset advantages of folding by reducing nominal circuit performance as well as robustness to manufacturing variations. Constraints to reduce these disadvantages are derived below.

The effective finger width,  $W_{f,eff}$ , is defined in the I-V modeling section of the BSIM model [SSKJ87]:

$$W_{f,eff} = W_f - 2\delta W \tag{4.7}$$

where  $2\delta W$  is the difference between specified and effective finger width;  $\delta W$  is composed of a constant,  $W_{int}$ , a contribution to model the effect of gate, source, and bulk

voltage bias,  $\delta W_{f,b}$ , a contribution to model the effect of device width, length, and area,  $\delta W_{f,g}$ , and a statistical component to model manufacturing variation,  $\delta W_{f,s}$ :

$$\delta W = W_{int} + \delta W_{f,b} + \delta W_{f,g} + \delta W_{f,s} \tag{4.8}$$

*W*<sub>*int*</sub> can be adjusted for systematically prior to device layout generation:

$$W_f \longleftarrow W_f + 2W_{int} \tag{4.9}$$

In the current generation of fabrication technologies, the bias and geometric components are an order of magnitude smaller than the constant  $W_{int}$  and can be neglected. What remains of importance to consider is the statistical component in  $\delta W$ :

$$W_{f,eff} = W_f - 2\delta W_{f,s} \quad \text{(adjusting for } W_{int} \text{ and neglecting } W_{f,b} \& \delta W_{f,g} \text{)}$$
(4.10)

In [PDML94],  $\delta W_{f,s}$  is represented by a global circuit process parameter.

Following from the equation of finger width,  $W_f$ , in (4.3) and the equation for effective finger width,  $W_{f,eff}$  in (4.10), the effective *total* width of a device, denoted by  $W_{eff}$ , is derived as follows:

$$W_{eff} = (W_f - 2\delta W_{f,s}) \cdot n_f$$
  
=  $\underbrace{\left\lfloor \frac{W}{n_f \cdot W_{step}} \right\rceil}_{W_{discrete}} \cdot W_{step} \cdot n_f - \underbrace{2\delta W_{f,s} \cdot n_f}_{\delta W_s}$  (4.11)  
=  $W_{discrete} + \delta W_s$ 

where  $W_{\text{discrete}}$  represents the discretization of total width and is a modulated function of  $n_f$ , and  $\delta W_s$  represents the statistical variation in total width and is a linear function of  $n_f$ .

Let  $W_{\text{error}}$  denote the magnitude of error due to discretization:

$$W_{\rm error} = |W_{\rm discrete} - W| \tag{4.12}$$


The number of fingers,  $n_f$ , is limited to values that result in as small error magnitude:

$$W_{\rm error} \le W_{\rm error-max}$$
 (4.13)

Constraint (4.13) is handled in lines /8/ and /11/ of Algorithm-1.

Let  $\sigma(\delta W_{f,s})$  denote the standard deviation of  $\delta W_{f,s}$ . The standard deviation of total width, denoted by  $\sigma(\delta W_s)$ , increases linearly with  $n_f$ :

$$\sigma(\delta W_s) = 2\sigma(\delta W_{f,s}) \cdot n_f \tag{4.14}$$



**Figure 4.4:**  $W_{\text{error}}$  vs.  $n_f = [1, 2, 4, 6, ..., 26]$  for  $W = 100 \mu \text{m}$  and  $L = 0.7 \mu \text{m}$ . Constraints (4.5), (4.6), (4.13), and (4.16) are satisfied for  $n_f \in \{4, 6, 8, 10, 12\}$ .

Without loss of generality, let  $\mu(\delta W_{f,s}) = 0$ . The term  $W_{\text{discrete}}$  has no statistical component, therefore  $\mu(W_{\text{discrete}}) = W_{\text{discrete}}$  and  $\sigma(W_{\text{discrete}}) = 0$ . The coefficient of variation in total effective width, denoted by  $CV_{W,eff}$ , can be calculated as follows:

$$CV_{W,eff} = \frac{\sigma(W_{eff})}{\mu(W_{eff})} = \frac{2\sigma(\delta W_{f,s}) \cdot n_f}{W_{\text{discrete}}} \stackrel{(4.3),(4.11)}{=} \frac{2\sigma(\delta W_{f,s})}{W_f}$$
(4.15)

For robustness, statistical variation in  $W_{f,eff}$  is limited by selecting a sufficiently large minimum value,  $W_m$ , for  $W_f$ :

$$W_m \le W_f \tag{4.16}$$

Constraint (4.16) is handled in line /10/ of Algorithm-1.

Figure 4.4 plots  $W_{\text{error}}$  versus  $n_f = [1, 2, 4, 6, ..., 26]$  for  $[W, L] = [100, 0.7] \mu \text{m}$ . If  $W_{\text{min}} = 5\mu \text{m}$ ,  $As_{\text{min}} = 1/3$ ,  $As_{\text{max}} = 3$ , and  $W_{\text{error-max}} = 0.3\mu \text{m}$ , then constraints (4.5), (4.6), (4.13), and (4.16) are satisfied for  $n_f \in \{4, 6, 8, 10, 12\}$ . If, in addition,  $\mathcal{L}'_{\text{ORE}} = \{\begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}, \begin{bmatrix} -1 & 0 \\ 0 & -1 \end{bmatrix}\}$ , and  $\mathcal{L}'_{\text{STL}} = \{\text{left}\}$ , then the total number of valid layouts is  $5 \times 2 \times 1 = 10$ .

Algorithm-1 constrained-enumeration-of-CMOS-layouts

- /1/ **input:** [*W*, *L*] (device design parameters)
- /2/  $\mathcal{L}'_{nf}, \mathcal{L}'_{STL}, \mathcal{L}'_{ORE}$  (designer preferences)
- /3/ **output:** set, V, of acceptable device layout parameters

(apply the designer preferences to reduce the layout space)

$$/4/ \mathcal{L}_{nf} \leftarrow \mathcal{L}'_{nf} \cup \{1\}, \mathcal{L}_{\text{STL}} \leftarrow \mathcal{L}'_{\text{STL}}, \mathcal{L}_{\text{ORE}} \leftarrow \mathcal{L}'_{\text{ORE}}$$

(initialize the output set)

$$\begin{array}{ccc} /5/ & \mathcal{V} \leftarrow \varnothing \\ & \text{for each } [n_f, \text{STL}, \text{ORE}] \text{ in } \mathcal{L}_{nf} \times \mathcal{L}_{\text{STL}} \times \mathcal{L}_{\text{ORE}} \text{ do} \end{array}$$

$$/6/ \qquad W_f \leftarrow \left\lfloor \frac{W}{n_f \cdot W_{step}} \right\rceil \cdot W_{step}$$

$$/7/$$
  $L_f \leftarrow \left\lfloor \frac{L}{L_{step}} \right| \cdot L_{step}$ 

$$/8/$$
  $W_{\text{error}} \leftarrow |W_f \cdot n_f - W|$ 

- /9/ if  $W_f < W_{min}$  then next iteration
- /10/ if  $W_f < W_m$  then next iteration
- /11/ if  $W_{error-max} < W_{error}$  then next iteration
- /12/ Map  $[W_f, L_f, n_f, STL, ORE]$  to a geometric layout (e.g., call a PCELL in the Cadence framework)
- /13/ Aspect-ratio  $\leftarrow \frac{\text{device length}}{\text{device width}}$
- /14/ if Aspect-ratio  $< As_{min}$  or  $As_{max} < Aspect-ratio$  then next iteration

(add the current layout parameters to the output set)

 $/15/ \quad \mathcal{V} \leftarrow \mathcal{V} \cup \{[W_f, L_f, n_f, \text{STL}, \text{ORE}]\}$ 

return


## 4.2.2 Constrained Enumeration of CMOS Devices in Common Centroid Layout

A single device in the circuit topology may be divided into a number of smaller identical devices in the layout. This is typical when two or more devices are to be laid out in a common centroid configuration to improve the matching of device properties post fabrication.

The number of device divisions is often fixed in the circuit topology prior to circuit sizing. If the value of the device design parameters is allowed to vary within a wide range, then a fixed number of divisions may produce a sub-optimal layout.

An example is given in Figure 4.5. Two matched NMOS devices,  $\delta_1$  and  $\delta_2$ , are laid out in a common centroid configuration; variable M denotes the number of device divisions. If  $W = 100 \mu$ m for each of the two devices, then M = 4 results in devices with suitable layout dimensions. If  $W = 50 \mu$ m, then M = 4 results in devices that violate constraints (4.5) and (4.6), furthermore, the common centroid block has a skewed aspect ratio and a large area; setting M = 2 produces a better layout.

In order to solve the problem illustrated in the example above, an extension to the constrained mapping procedure of Section 4.2.1 is described here for a CMOS device placed in a common centroid configuration. In this extension, the number of device divisions is taken into consideration. Algorithm-2 is a an equivalent in pseudo code.



**Figure 4.5:** Common centroid configurations for two matched NMOS devices,  $\delta_1$  and  $\delta_2$ ;  $n_f$  is the number of fingers and M is the number of divisions.

First, designer preferences for  $n_f$ , STL, and ORE are imposed as in Section 4.2.1. Here,  $n_f$  refers to the number of fingers *per division*, therefore  $\mathcal{L}'_{nf}$  is typically a set of small positive integers, for example  $\mathcal{L}'_{nf} \leftarrow \{1, 2, 4\}$ .

Designer preferences are handled in lines /2/ and /4/ of Algorithm-2.

A set of division values,  $\mathcal{L}_M$ , is defined. The set  $\mathcal{L}_M$  depends on the interleave patterns sanctioned during common centroid layout. For example, if  $\mathcal{L}_M = \{2, 4, 10, 18\}$ , then a device may be divided into two, four, 10, or 18 devices in the layout.

This step handled in line /5/ of Algorithm-2.

Geometric constraints (4.5), (4.13), and (4.16), defined in Section 4.2.1, are reapplied here. Only number of divisions, denoted by M, is added to the calculation of  $W_f$  in (4.3) and to (4.11), to become (4.17) and (4.18) respectively:

$$W_f = \left\lfloor \frac{W}{M \cdot n_f \cdot W_{\text{step}}} \right\rceil \cdot W_{\text{step}}$$
(4.17)

$$W_{eff} = \underbrace{\left\lfloor \frac{W}{M \cdot n_f \cdot W_{step}} \right\rceil \cdot W_{step} \cdot M \cdot n_f}_{W_{discrete}} + \underbrace{2\delta W_{f,s} \cdot M \cdot n_f}_{\delta W_s}$$
(4.18)

The geometric constraints are tested in lines /10/ through /17/ of Algorithm-2.

If *W* is very small, then the device will default to a layout with a single gate and no divisions, so that  $[n_f, M] = [1, 1]$ . This is achieved, indirectly, by the steps in lines /7/, /8/, and /9/ of Algorithm-2.

In general, multiple combinations of finger and division count may fulfill geometric constraints (4.5), (4.6), (4.13), and (4.16). For the case of an NMOS device with  $[W, L] = [100, 0.7]\mu m$ , the shaded cells in Table 4.2 denote combinations of  $[n_f, M]$  that fulfill the four geometric constraints, and populate the output set, V, of Algorithm-2.

Further elimination of layout parameter vectors from the output set; for instance, to improve the aspect ratio of the common centroid layout block; will not be made at the level of an individual device. Aspects of the complete block that is laid out in common centroid configuration will be considered.

Table 4.2: The	shaded	cells	fulfill	the	geometric	constraints	(4.5),	(4.6),	(4.13),
and	(4.16) for	an ex	ample	NM	OS device w	with $[W, L] =  $	[100, 0.]	7]µm	

$\mathcal{L}_{nf}  imes \mathcal{L}_M$	1	2	4	10	18
1	-	_	_	+	I
2	_	_	_	+	_
4	+	+	+	_	_

Algorithm-2 enumerate-CMOS-layouts-common-centroid

- /1/ **input:** [*W*, *L*] (device design parameters)
- /2/  $\mathcal{L}'_{nf}, \mathcal{L}'_{STL}, \mathcal{L}'_{ORE}$  (designer preferences)
- /3/ output: set, V, of acceptable device layout parameters

(apply the designer preferences to reduce the layout space)

 $\begin{array}{ll} /4/ & \mathcal{L}_{nf} \leftarrow \mathcal{L}'_{nf} \cup \{1\} \text{ , } \mathcal{L}_{STL} \leftarrow \mathcal{L}'_{STL} \text{ , } \mathcal{L}_{ORE} \leftarrow \mathcal{L}'_{ORE} \\ & (\text{define the set of device dividers}) \end{array}$ 

 $/5/ \mathcal{L}_M \leftarrow \{1, 2, 4, 10, 18\}$ 

(initialize the output set)

$$\begin{array}{cc} /6/ & \mathcal{V} \leftarrow \emptyset \\ & \text{for each } n \text{ in } \mathcal{L}_{nf} \text{ do} \end{array}$$

(find the largest possible number of device multiples)

 $\begin{array}{ll} /7/ & \text{if } \frac{W}{\max(\mathcal{L}_M) \cdot n} \geq W_{\min} \text{ then } M_{\max} \leftarrow \max(\mathcal{L}_M) \\ & \text{else } M_{\max} \leftarrow \sup\{x \in \mathcal{L}_M : x \leq \max(\frac{W}{M_{\min} \cdot n}, 1)\} \\ & (\text{from step } /4/, 1 \in \mathcal{L}_M, \text{ and the supremum is always an element of } \mathcal{L}_M) \end{array}$ 

for each M in  $\mathcal{L}_M$  with  $M \leq M_{\max}$  do

$$\begin{array}{ll} /8/ & W_{\text{temp}} \leftarrow \max(\frac{W}{M \cdot n}, W_{\min}) \\ /9/ & n_f \leftarrow \sup\{x \in \mathcal{L}_{nf} : x \leq \max(\frac{W}{W_{\text{temp}} \cdot M}, 1)\} \end{array}$$

for each [STL, ORE] in  $\mathcal{L}_{STL} \times \mathcal{L}_{ORE}$  do

$$/10/$$
  $W_f \leftarrow \left\lfloor \frac{W_{\text{temp}}}{M \cdot n_f \cdot W_{\text{step}}} \right\rceil \cdot W_{\text{step}}$ 

$$/11/ \qquad L_f \leftarrow \left\lfloor \frac{L}{L_{\text{step}}} \right| \cdot L_{\text{step}}$$

 $/12/ \qquad W_{\text{error}} \leftarrow |W_f \cdot M \cdot n_f - W|$ 

$$/13/$$
 if  $W_f < W_{\min}$  or  $W_f < W_m$  then next iteration

/14/ if  $W_{\text{error-max}} < |W_{\text{error}}|$  then next iteration

/15/ Map 
$$[W_f, L_f, n_f, STL, ORE]$$
 to a geometric layout (e.g., call a PCELL in the Cadence framework)

/16/Aspect-ratio 
$$\leftarrow$$
 device length/device width/17/if Aspect-ratio <  $As_{min}$  or  $As_{max}$  < Aspect-ratio then next iteration

18/ 
$$\mathcal{V} \leftarrow \mathcal{V} \cup \{[W_f, L_f, n_f, \text{STL}, \text{ORE}; M]\}$$

#### return

/

Three cases are identified for analog functional blocks that can take advantage of the common centroid configuration:

#### Case 1: the devices in common centroid configuration have equal device design parameter values.

This is case of two devices  $\delta_1$  and  $\delta_2$  forming a differential pair, such that  $[W_1, L_1] = [W_2, L_2]$  according to the geometric sizing rules covered in Section 2.1.5.

In this case, the number of divisions, M, and fingers,  $n_f$ , as well as parameters  $W_f$ ,  $L_f$ , STL, and ORE are equal for each device, and Algorithm-2 need only be called once. A common centroid interleave pattern with the ratio  $M_1: M_2 = 1:1$  is used. The following items are considered when selecting from the output set, V, of Algorithm-2:

- The area and aspect ratio of the common centroid array, as well as overall circuit compactness, improve with an increase in the number of fingers,  $n_f$ , and the number of divisions, M, therefore  $[n_f, M]$  should be maximized.
- When M = 1 the benefits of common centroid layout are lost, therefore combinations with M = 1 should be avoided if possible.
- To benefit from device folding,  $n_f$  is to be maximized when possible.

For illustration, the shaded cells in Table 4.2 are ranked as shown in Table 4.3 according to the considerations itemized above.

Table 4.3: The shaded cells of Table 4.2 are ranked for two matched devices

$\mathcal{L}_{nf}  imes \mathcal{L}_M$	1	2	4	10	18
1	-	-	_	4	-
2	-	_	—	3	_
4	5	2	1	_	_

# Case 2: the devices in common centroid configuration have equal lengths, but device widths are independent design parameters.

This is case of two devices  $\delta_1$  and  $\delta_2$  forming a simple current mirror or level shifter, such that  $L_1 = L_2$  according to the sizing rules of [MGS08].

In this case, Algorithm-2 is called independently for devices  $\delta_1$  and  $\delta_2$ . The result is two outputs sets,  $V_{\delta_1}$  and  $V_{\delta_2}$ . The elements of each set can be ranked in an analogous manner to Case 1, however the ratio of  $M_1$  and  $M_2$  must fit the desired interleave pattern. For example, to use an interleave pattern with  $M_1 : M_2 = 1 : 1$ , the elements selected from  $V_{\delta_1}$  and  $V_{\delta_2}$  must satisfy  $M_1 = M_2$ , and to use an interleave pattern with  $M_1 : M_2 = 1 : 2$ , the elements selected from  $V_{\delta_1}$  and  $V_{\delta_2}$  must satisfy  $2M_1 = M_2$ . If dummy devices can be used to complete the interleave pattern, then the pattern ratio can be modified. For example,  $(M_1 + M_{dummy,1}): (M_2 + M_{dummy,2}) = 1:1$ , where  $M_{dummy,1}$  and  $M_{dummy,2}$  are the number of dummy devices used to complete the ratio of  $M_1$  and  $M_2$  to 1:1.

The cascode, Wilson, improved Wilson, and wide swing cascode current mirrors can be deconstructed into a simple current mirror and a level shifter that are identical in placement, but differ in the routing of connections only.

For level shifter and current mirror banks consisting of many devices,  $\delta_1, \delta_2, ..., \delta_n$ , Algorithm-2 is first called independently for each device, after which the common centroid interleave pattern and the ratios  $M_1 : M_2, M_1 : M_3, ..., M_1 : M_n$  must be selected appropriately. Dummy devices may also be used.

# Case 3: the devices in common centroid configuration have equal lengths, while the ratio of device widths is a rational value.

This is case of two devices  $\delta_1$  and  $\delta_2$  forming a simple current mirror or level shifter, such that  $L_1 = L_2$  according to the sizing rules of [MGS08]. In contrast to Case 2, only  $W_1$  is independent, while  $W_2 = \frac{a}{b}W_1$ , where  $a, b \in \mathbb{N}^+$ .

Without loss of generality, it is assumed that  $\frac{a}{b} \ge 1$ . The common centroid can be constructed with equal finger widths,  $W_{f,1} = W_{f,2}$ , if the equation in (4.20) is satisfied:

$$W_2 = \frac{a}{b} W_1 \stackrel{(4.17), (4.18)}{\Longrightarrow} W_{f,2} \cdot n_{f,2} \cdot M_2 = \frac{a}{b} W_{f,1} \cdot n_{f,1} \cdot M_1$$
(4.19)

$$W_{f,1} = W_{f,2} \xrightarrow{(4.19)} \frac{n_{f,2} \cdot M_2}{n_{f,1} \cdot M_1} = \frac{a}{b}; \ n_{f,1}, M_1, n_{f,2}, M_2 \in \mathbb{N}^*$$
(4.20)

In this case, Algorithm-2 is called for device  $\delta_1$ . The result is output set  $\mathcal{V}_{\delta 1}$ . The elements for which  $(\frac{a}{b}n_{f,1} \cdot M_1)$  is a natural number are selected from  $\mathcal{V}_{\delta 1}$ . The elements of the second device,  $\delta_2$ , are constructed by selecting  $n_{f,2}$  and  $M_2$  to satisfy the rational equation in (4.20). For example, let the shaded cells in Table 4.2 denote combinations of  $n_{f,1}$  and  $M_1$  that fulfill constraints (4.5), (4.6), (4.13), and (4.16) for device  $\delta_1$  and let  $\frac{a}{b} = \frac{5}{4}$ . The elements of  $\mathcal{V}_{\delta 1}$  with  $[n_{f,1}, M_1] = [4, 4]$  are valid for  $\delta_1$ , since  $\frac{5}{4} \times 4 \times 4 = 20 \in \mathbb{N}$ . The corresponding elements for  $\delta_2$  are constructed directly by selecting  $[n_{f,2}, M_2] = [4, 5]$ , as this satisfies the rational equation in (4.20).

If dummy devices can be used, then equation (4.20) can be modified:

$$W_{f,1} = W_{f,2} \xrightarrow{(4.19)} \frac{n_{f,2} \cdot (M_2 + M_{\text{dummy},2})}{n_{f,1} \cdot (M_1 + M_{\text{dummy},1})} = \frac{a}{b}; \ n_{f,1}, M_1, n_{f,2}, M_2 \in \mathbb{N}^*$$
(4.21)

where  $M_{\text{dummy},1}$  and  $M_{\text{dummy},2}$  are the number of dummy devices used to complete the ratio to a:b.

When dummy devices can be used, the elements for which  $(\frac{a}{b}n_{f,1} \cdot (M_1 + M_{dummy,1}))$  is a natural number are selected from  $\mathcal{V}_{\delta 1}$ . Variable  $M_{dummy,1}$  provides an additional

degree of freedom. The elements of the second device,  $\delta_2$ , are constructed by selecting  $n_{f,2}$  and  $M_2$  to satisfy the rational equation in (4.21). Variable  $M_{dummy,2}$  provides an additional degree of freedom.

As in Case 2, the cascode, Wilson, improved Wilson, and wide swing cascode current mirrors can be deconstructed into a simple current mirror and a level shifter.

For level shifter and current mirror banks consisting of many devices,  $\delta_1, \delta_2, \ldots, \delta_n$ , only the first device width,  $W_1$ , is independent, while  $[W_2, \ldots, W_n] = [\frac{a_2}{b}, \ldots, \frac{a_n}{b}] \cdot W_1$ . In this case, Algorithm-2 is called for device  $\delta_1$ . From the output set,  $\mathcal{V}_{\delta 1}$ , the elements for which  $\{(\frac{a_2}{b}n_{f,1} \cdot M_1), \ldots, (\frac{a_n}{b}n_{f,1} \cdot M_1)\}$  are natural numbers are retained. The elements of each subsequent device,  $\delta_2, \ldots, \delta_n$ , are constructed by selecting  $[n_{f,2}, M_2], \ldots, [n_{f,n}, M_n]$  to satisfy the rational equation in (4.20). Dummy devices can also be used, in which case the rational equation in (4.21) must be satisfied for each subsequent device.

## 4.3 Enumeration of Circuit Placements

For circuit topology  $\mathcal{T}$  with devices  $\mathcal{E} = \{\delta_1, \delta_2, \dots, \delta_{|\mathcal{E}|}\}$ , the possible layout variants for each device,  $\{\mathcal{V}_{\delta 1}, \mathcal{V}_{\delta 2}, \dots, \mathcal{V}_{\delta |\mathcal{E}|}\}$ , can be generated by the methods discussed in Section 4.2.

The next step in the flow of Figure 4.1 is the enumeration of possible circuit placements given the possible variations of each individual circuit device.

Placement constraints and the minimum margins between devices must be set prior to placement. This is discussed in Sections 4.3.1 and 4.3.2. A formulation for placement enumeration that can be used to generate the most compact circuit placements is described in Section 4.3.3. In Section 4.3.4, a scalar objective function is defined to amalgamate multiple geometric performance specifications in one quality measure; this measure is used in Section 4.3.5 to rank the generated circuit placements.

### 4.3.1 Placement Constraint Generation

In Section 3.3 the advantages of constrained device placement were discussed. The algorithm of [ESGS10] is used here to generate placement constraints. Structural analysis of circuit topology is performed and the circuit subdivided into hierarchical proximity and symmetry groups, after which proximity, alignment, symmetry, and common centroid constraints are automatically generated. These constraints are ordered hierarchically according to importance and order of application. The automatically generated constraints can then be edited or adjusted by the designer if necessary; layout-bound components such as guard rings and well trenches can be specified as additional placement constraints.

### 4.3.2 Minimum Device Margins

Minimum margins are specified for each device with regards to every other device in the layout. This is to ensure compliance with the technology layout rules and to ensure that all device terminals are reachable for routing (unblocked). Routing congestion will also be reduced by increasing the margin values.

Minimum margins are illustrated in Figure 4.6 with a diagram and a table of margins for a circuit consisting of three devices. Characters (*T*, *B*, *L*, *R*) stand for (Top, Bottom, Left, Right). The term  $M_L(j,i)$  refers to the margin between device *i* and device *j* when device *i* is placed directly to the *left of* device *j* in a layout. The terms  $M_T(j,i)$ ,  $M_B(j,i)$ , and  $M_R(j,i)$  have analogous definitions.

Every ordered combination of devices, (i, j), has four distinct margins:  $M_L(j, i)$ ,  $M_T(j, i)$ ,  $M_L(i, j)$ , and  $M_T(i, j)$ . This is because  $M_B(j, i) = M_T(i, j)$ ,  $M_R(j, i) = M_L(j, i)$ ,  $M_B(i, j) = M_T(j, i)$ , and  $M_R(i, j) = M_L(j, i)$ , as illustrated in Figure 4.6.

A minimum margin table can be generated automatically for a topology,  $\mathcal{T}$ , given the set of possible layout variants { $\mathcal{V}_{\delta 1}, \mathcal{V}_{\delta 2}, \ldots, \mathcal{V}_{\delta |\mathcal{E}|}$ }. The minimum margins about layout-bound components, such as wells or guard rings, and pin connections must also be added to the margin table.




Figure 4.6: Minimum margins between three devices.

### 4.3.3 Generation of Pareto-Optimal Placements

For circuit topology  $\mathcal{T}$  with devices  $\mathcal{E} = \{\delta_1, \delta_2, \dots, \delta_{|\mathcal{E}|}\}$  and corresponding device layout variants  $\{\mathcal{V}_{\delta 1}, \mathcal{V}_{\delta 2}, \dots, \mathcal{V}_{\delta |\mathcal{E}|}\}$ ; let  $C_p$  denote the list of placement constraints

and minimum margins that must be satisfied; **p** denote any possible circuit placement; and  $W(\mathbf{p})$  and  $L(\mathbf{p})$  denote the width and length of placement **p** respectively. Compact constrained placement can be expressed as a multi-objective minimization problem:

$$\min_{\mathcal{V}_{\delta 1} \times \mathcal{V}_{\delta 2} \times \dots \times \mathcal{V}_{\delta |\mathcal{E}|}} \begin{bmatrix} W(\mathbf{p}) \\ L(\mathbf{p}) \end{bmatrix} \text{ subject to } \mathcal{C}_p$$
(4.22)

Problem (4.22) is a two-objective minimization problem. In general, there is no placement solution that simultaneously minimizes both circuit width and length; instead there is a finite set of Pareto-optimal solutions [Par06]:

$$\mathcal{P} = \left\{ \mathbf{p}^{1}, \mathbf{p}^{2}, \dots, \mathbf{p}^{n} \right\} \text{ is the set of circuit placements to solve (4.22) } \Longrightarrow$$
$$\neg \exists_{\left\{ \mathbf{p}^{i}, \mathbf{p}^{j} \right\} \in \mathcal{P}} \begin{bmatrix} W\left(\mathbf{p}^{i}\right) \\ L\left(\mathbf{p}^{i}\right) \end{bmatrix} \prec \begin{bmatrix} W\left(\mathbf{p}^{j}\right) \\ L\left(\mathbf{p}^{j}\right) \end{bmatrix}$$
(4.23)

The relation  $\prec$  is defined for arbitrary vectors **x** and **y** with  $|\mathbf{x}| = |\mathbf{y}|$  as follows:

$$\mathbf{x} \prec \mathbf{y} \iff \mathbf{x} \preceq \mathbf{y} \land \underset{1 \leq i \leq |\mathbf{x}|}{\exists} x_i < y_i$$
 (4.24)

All possible circuit placements not in  $\mathcal{P}$  will be worse in satisfying the geometric circuit specifications and are discarded.

The placement exploration algorithm in [SEG<sup>+</sup>08] is used to solve (4.22) and generate set of placement solutions,  $\mathcal{P}$ . This algorithm is deterministic and performs a quasi-complete exploration of the possible placement space. It is considered quasi-complete because the B\*-tree topological structure it uses can represent the largest space of possible placement arrangements when compared to other topological representations [CCWW00].

Figure 4.7 plots the width and length of a set of example Pareto-optimal placements found using the placement exploration algorithm in [SEG<sup>+</sup>08].


If the device layout variants,  $\{\mathcal{V}_{\delta 1}, \ldots, \mathcal{V}_{\delta |\mathcal{E}|}\}$ , and the placement constraints and minimum margins,  $\mathcal{C}_p$ , are well constructed, then  $\mathcal{P}$  is not empty.

#### 4.3.4 Geometric Placement Specifications

In a top-down design methodology, maximum circuit area, permissible aspect ratio, and/or maximum circuit width and length may be set as geometric circuit specifications. Boundary values may be assigned at the system or chip floor planning stage.

Let  $W(\mathbf{p})$ ,  $L(\mathbf{p})$ ,  $A(\mathbf{p})$ , and  $As(\mathbf{p})$ , denote the width, length, area, and aspect ratio of circuit placement  $\mathbf{p}$  respectively, such that:

$$A(\mathbf{p}) = W(\mathbf{p}) \cdot L(\mathbf{p}); \quad As(\mathbf{p}) = L(\mathbf{p})/W(\mathbf{p})$$
(4.25)



- - - line through the placement of minimum area

Figure 4.7: A Pareto-optimal set of circuit placements that differ in width and length.

Without loss of generality, two groups of geometric circuit specifications are considered in this section. In the first group, an upper bound is set on the value of circuit width and length:

$$W(\mathbf{p}) \le W_{\max}, \ L(\mathbf{p}) \le L_{\max}$$
(4.26)

In the second group, an upper bound is set on circuit area, while circuit aspect ratio is constrained to a range:


$$A(\mathbf{p}) \le A_{\max}, \ As_{\min} \le As(\mathbf{p}) \le As_{\max}$$
 (4.27)

If the circuit aspect ratio is fixed such that  $As_{min} = As_{max} = k$ , then the specifications in (4.27) become a special case of the specifications in (4.26), since:

$$W \cdot L \stackrel{(4.25)}{=} A \stackrel{(4.27)}{\leq} A_{\max}, \quad As \stackrel{(4.25)}{=} \frac{L}{W} = k \Longrightarrow W \le \underbrace{\sqrt{A_{\max}/k}}_{W_{\max}}, \quad L \le \underbrace{\sqrt{A_{\max} \cdot k}}_{L_{\max}}$$
(4.28)

In the worst case, the geometric specifications are not satisfied by any placement found with the placement exploration algorithm, as illustrated in Figure 4.8.

It is desired to rank the Pareto-optimal set of placements according to how well the geometric specifications are satisfied. After ranking it is possible to discard the *worst* placements and reduce the cost of further synthesis steps. For example, the rightmost placement in Figure 4.8(b) has an aspect ratio of  $60/225 \approx .27$ , while  $As_{min} = 4/5$ ; the aspect ratio of the aforementioned placement is clearly too skewed to be further considered in synthesis, especially since other placements with much better aspect ratio and similar area are present in the Pareto-optimal set of placements.



**Figure 4.8:** (a) Width and length specifications, as given by (4.26), are not satisfied by any placement. (b) Area and aspect ratio specifications, as given by (4.27), are not satisfied by any placement.

In addition to (ordinal) ranking, it is desirable to have a suitable metric combining the geometric performances – width and length, or area and aspect ratio – so that meaningful comparison can be made with the electrical performances, such as gain and bandwidth, as is done, for example, in Section 4.6.2.

Towards the goal of systematic ranking and suitable metric, a scalar objective is defined that combines the value of the geometric performances. The new objective function is called the *modified area* and is denoted by  $\hat{A}$ . The minimum value of  $\hat{A}$  is set to  $A_{\text{max}}$  – attained when the geometric specifications are met.

Two different functions will be used for the two groups of geometric specifications given in (4.26) and (4.27):

#### Case 1: circuit width and length specifications are given by (4.26).


In this case, the modified area will penalize the normalized maximum deviation in circuit width or length beyond the specification bounds:

$$\begin{aligned}
\dot{A}(\mathbf{p}) &= \left(1 + \max\left(\frac{W(\mathbf{p}) - W_{\max}}{W_{\max}}, \frac{L(\mathbf{p}) - L_{\max}}{L_{\max}}, 0\right)\right) \cdot A_{\max} \\
&= \max\left(W(\mathbf{p}) \cdot L_{\max}, L(\mathbf{p}) \cdot W_{\max}, A_{\max}\right)
\end{aligned}$$
(4.29)

where  $A_{\max} \stackrel{(4.25)}{=} W_{\max} \cdot L_{\max}$ .

There is an equivalence between the original specifications in (4.26) and  $\hat{A}$  as given by (4.29) such that:

$$(W(\mathbf{p}) \le W_{\max} \land L(\mathbf{p}) \le L_{\max}) \iff (\hat{A}(\mathbf{p}) = A_{\max} \land A(\mathbf{p}) \le A_{\max})$$
  
$$\neg (W(\mathbf{p}) \le W_{\max} \land L(\mathbf{p}) \le L_{\max}) \iff (\hat{A}(\mathbf{p}) > A_{\max})$$
(4.30)



**Figure 4.9:** (a)  $W \le 100\mu$ m and  $L \le 100\mu$ m,  $\hat{A}$  is calculated according to (4.29). (b)  $A \le 10000\mu$ m<sup>2</sup> and  $\frac{4}{5} \le As \le \frac{5}{4}$ ,  $\hat{A}$  is calculated according to (4.33).

In Figure 4.9(a), the value of  $\hat{A}$  as calculated by (4.29) is plotted for the placements and geometric specifications illustrated in the example of Figure 4.8(a).

#### Case 2: circuit area and aspect ratio specifications are given by (4.27).

If  $As(\mathbf{p}) < As_{\min}$ , then circuit length is increased till the minimum aspect ratio is satisfied; this is done mathematically by replacing  $L(\mathbf{p})$  with

$$\hat{L}(\mathbf{p}) = \max\left(L(\mathbf{p}), W(\mathbf{p}) \cdot As_{\min}\right)$$
(4.31)

If  $As(\mathbf{p}) > As_{max}$ , then circuit width is increased till the minimum aspect ratio is satisfied, this is done mathematically by replacing  $W(\mathbf{p})$  with

$$\hat{W}(\mathbf{p}) = \max\left(W(\mathbf{p}), \frac{L(\mathbf{p})}{As_{\max}}\right)$$
(4.32)

After adjustment of width and length, the modified area is set to the larger of  $A_{\text{max}}$  and  $\hat{W}(\mathbf{p}) \cdot \hat{L}(\mathbf{p})$ :

$$\begin{aligned}
\hat{A}(\mathbf{p}) &= \max\left(\hat{W}(\mathbf{p}) \cdot \hat{L}(\mathbf{p}), A_{\max}\right) \\
\stackrel{(4.32),(4.31)}{=} &\max\left(A(\mathbf{p}), \frac{L^{2}(\mathbf{p})}{As_{\max}}, W^{2}(\mathbf{p}) \cdot As_{\min}, A_{\max}\right) \\
\stackrel{(4.25)}{=} &\max\left(A(\mathbf{p}), \frac{A(\mathbf{p}) \cdot As(\mathbf{p})}{As_{\max}}, \frac{A(\mathbf{p}) \cdot As_{\min}}{As(\mathbf{p})}, A_{\max}\right)
\end{aligned}$$
(4.33)

There is an equivalence between the original specifications in (4.27) and  $\hat{A}$  as given by (4.33) such that:

$$(A(\mathbf{p}) \le A_{\max} \land As_{\min} \le As(\mathbf{p}) \le As_{\max}) \iff (\dot{A}(\mathbf{p}) = A_{\max})$$
  
$$\neg (A(\mathbf{p}) \le A_{\max} \land As_{\min} \le As(\mathbf{p}) \le As_{\max}) \iff (\dot{A}(\mathbf{p}) > A_{\max})$$

$$(4.34)$$

In Figure 4.9(b), the value of  $\hat{A}$  calculated by (4.33) is plotted for the placements and geometric specifications illustrated in the example of Figure 4.8(b).

#### 4.3.5 Ordering and Curtailing of Circuit Placements

If the geometric specifications are given by (4.26) or (4.27), then the Pareto-optimal set of placements,  $\mathcal{P}$  is ordered according to the value of  $\hat{A}$  given in (4.29) or (4.33) respectively:

 $\mathbf{P}$  = ordered elements of  $\mathcal{P}$  such that  $\hat{A}(\mathbf{P}[i]) \leq \hat{A}(\mathbf{P}[i+1]), i=1,\ldots,|\mathcal{P}|-1$  (4.35)

Since all placements  $\mathbf{p} \in \mathcal{P}$  for which  $\hat{A}(\mathbf{p}) = A_{\max}$  satisfy the geometric specifications, an additional measure must be applied to ensure strict total order amongst placements, for example circuit area, A, can be used:

$$\mathbf{P} = \text{ordered elements of } \mathcal{P} \text{ such that}$$

$$A_{\max} < \hat{A}(\mathbf{P}[i]) \le \hat{A}(\mathbf{P}[i+1]) \text{ or } \begin{cases} A_{\max} = \hat{A}(\mathbf{P}[i]) = \hat{A}(\mathbf{P}[i+1]) \\ \land A(\mathbf{P}[i]) \le A(\mathbf{P}[i+1]) \end{cases} \end{cases}$$

$$\text{with } i = 1, \dots, |\mathcal{P}| - 1$$

$$(4.36)$$

If the device layout variants and placement constraints are well constructed, then the list  $|\mathbf{P}|$  can be large. The computational cost of the subsequent synthesis steps – circuit routing, extraction of an electrical model, electrical performance evaluation, and final layout selection – is proportional to the number of placements,  $|\mathbf{P}|$ , that are considered. Furthermore, the value of  $\hat{A}$ , indicating the degree to which placements meet the geometric placement constraints may increase quickly, as demonstrated by the examples in Figure 4.9. In consideration of these three points, the list of placements,  $\mathbf{P}$ , is truncated before passing on to circuit routing.


Two control parameters are set to control the truncation of **P**. The first parameter, *m*, denotes the maximum number of placements to consider during synthesis; list **P** is truncated to a maximum length of *m*. The second parameter,  $\epsilon$ , is a small fraction; list **P** is truncated so that all elements  $\mathbf{p} \in \mathbf{P}$  satisfy  $\hat{A}(\mathbf{p}) \leq (1 + \epsilon) \cdot \hat{A}(\mathbf{P}[1])$ . Since **P** is ordered according to increasing values of  $\hat{A}$  and A, as established by (4.36), the truncation of list **P** can be performed as follows:

$$\mathbf{P} \longleftarrow [\mathbf{P}[1], \mathbf{P}[2], \dots, \mathbf{P}[\min(|\mathbf{P}|, m, n)]] \text{ such that}$$

$$\stackrel{\forall}{_{n < i \le |\mathcal{P}|}} (1 + \epsilon) \cdot \hat{A}(\mathbf{P}[1]) < \hat{A}(\mathbf{P}[i]); \quad m, \epsilon \text{ are predefined constants}$$

$$(4.37)$$

For example, if the 17 placements illustrated in Figure 4.8(b) are labeled  $p^1$  to  $p^{17}$  from the left to the right of the figure, then the ordered vector of placements according to (4.36) is  $\mathbf{P} = [\mathbf{p}^{10}, \mathbf{p}^9, \mathbf{p}^8, \mathbf{p}^7, \mathbf{p}^{11}, \mathbf{p}^6, \mathbf{p}^5, \mathbf{p}^{12}, \mathbf{p}^4, \mathbf{p}^{13}, \mathbf{p}^3, \mathbf{p}^{14}, \mathbf{p}^{15}, \mathbf{p}^{16}, \mathbf{p}^2, \mathbf{p}^1, \mathbf{p}^{17}]$ . The ordered placements are plotted in Figure 4.10. If m = 10 and  $\epsilon = 0.02$ , then according to (4.37) n = 4 and the list of placements, **P**, is truncated to four elements.



**Figure 4.10:** The placements in Figure 4.8(b) are ordered according to (4.36); the first four placements,  $\{\mathbf{p}^{10}, \mathbf{p}^9, \mathbf{p}^8, \mathbf{p}^7\}$ , are considered according to (4.37).

The subsequent steps in the layout synthesis flow are computationally costly. Conversely, these steps can be performed in parallel for the elements of **P**. Truncation may also discard viable placements. The designer must balance these considerations when assigning values to m and  $\epsilon$ .

## 4.4 Circuit Routing

For circuit topology  $\mathcal{T}$  with devices  $\mathcal{E} = \{\delta_1, \delta_2, \dots, \delta_{|\mathcal{E}|}\}$ , and possible layout variants for each device,  $\{\mathcal{V}_{\delta 1}, \mathcal{V}_{\delta 2}, \dots, \mathcal{V}_{\delta |\mathcal{E}|}\}$ , a set of Pareto-optimal placements is generated then ordered and truncated in a vector, **P**, according to how well the geometric specifications are met as discussed in Section 4.3.

The next step in the flow of Figure 4.1 is the routing of device connections, as well as the connections to the circuit pins for each of the considered placements in **P**.

Geometric routing constraints are set up for the circuit as discussed in Section 3.4. General constraints are set up to meet the technology layout rules and to address robustness and reliability issues, while constraints specific to a circuit topology are set up to improve circuit matching and electrical behavior post-layout synthesis.

The industrial tool [Cad03a] is used to perform circuit routing. The underlying routing algorithm is a constraint-driven shape-based router. This router is sufficiently fast for small analog circuit topologies with less than 100 vertices and a large number of custom geometric routing constraints. Two issues associated with routing are pin assignment and the problem of routing congestion. They are handled as described in the following two subsections.

A third issue is the satisfaction of the circuit electrical sizing rules after routing. A method is introduced whereby the circuit electrical constraints,  $\mathbf{c}_e \succeq \mathbf{c}_e^m$ , are indirectly transformed into geometric constraints on routing resistance. Section 4.5. is dedicated to a description of this method.

### 4.4.1 Pin Assignment

Circuit pin location affects internal circuit routing, as well as the chip floor plan and and system-level (global) routing. Three scenarios for pin assignment are considered here, one of which must be selected by the designer before layout synthesis is begun:

• Pin assignment is performed prior to circuit layout synthesis. This is typical in top-down design, such as in [KWY96]. In this case instructions are given for the permissible shape and location of each pin on the circuit layout boundary.

Without loss of generality, an example of this scenario is illustrated in Figure 4.11. The maximum dimensions of the circuit are set in the floorplan, and the placement specifications follow (4.26). Pin locations have also been assigned during global system routing: power and ground pins trunks are laid along the left and right of the circuit, the location of pin-*i* for i = 1, ..., 4, is  $[x_i \cdot W_{\text{max}}, y_i \cdot L_{\text{max}}]$  relative to the lower left corner of the circuit layout.

If the circuit does not meet the geometric specifications, such that  $W > W_{max}$  or  $L > L_{max}$ , then the pin locations are rescaled according to the dimensions of the circuit:


geometric specifications: 
$$W \le W_{\max} \land L \le L_{\max}$$
  
 $\implies$  (4.38)  
location of pin- $i = [x_i \cdot \max(W_{\max}, W), y_i \cdot \max(L_{\max}, L)]$ 

• Pin assignment is performed independent of circuit layout synthesis, and pin location is unknown at time of circuit synthesis. In this case only the internal circuit connections are routed; no pin assignment or routing is performed during circuit synthesis layout.


Example routing for this scenario is illustrated in Figure 4.12(a). An algorithm such as [ZS02] is used for subsequent pin assignment and to complete both the internal circuit and the global system-level routing.

• Pin assignment can be performed freely during circuit layout synthesis. In this case the pins are placed during the routing procedure to best fulfill the routing constraints, and ensure routing symmetry.

The outcome of pin assignment in this scenario would be similar to the example in Figure 4.12(b). In this example only the location of the power and ground trunks is set prior to layout synthesis; pin-1 through pin-4 are placed freely by the routing procedure.



**Figure 4.11:** (a) Example circuit topology. (b) Circuit dimensions and pin locations are set during floorplanning. (c) Pin locations relative to lower left corner of the circuit layout. (d) Routing performed according to the fixed pin locations.



**Figure 4.12:** (a) pin-1 through pin-4 are added and connected externally after layout synthesis. (b) Pin assignment performed in conjunction with routing.

## 4.4.2 Congestion Control

If all device terminals are reachable (unblocked) and the routing constraints are consistent, then the probable reason for the failure to complete circuit routing is routing congestion [Sax07]. Barring failure to find a feasible routing solution, congestion will degrade electrical circuit performances after layout synthesis.

Congestion occurs when the minimum margins between devices, illustrated in Figure 4.6, are too small to properly fit circuit routing in the same layout along with the placed devices.

There are many methods of congestion estimation in literature [Sax07, SYL09]. Here, fast grid-based maze routing is applied with relaxed routing constraints to quickly estimate congestion, after which congested placements are adjusted.

Congestion estimation: The grid-based maze routing algorithm in [Cad03a] is applied to the circuit layout. Evenly spaced tracks, called *grids*, are superimposed horizontally and vertically over the complete layout area. The intersection of a vertical and horizontal track is called a *grid point*. Any routing operation that is performed must take into account all the grid points in the complete layout area. Maze routing is then performed considering only connectivity; technology layout rules; wire width, length, and separation; geometric symmetry; and path resistance.

Let M[i, j] denote the width of the margin between adjacent devices *i* and *j* in a placement. The width of each margin is divided into tracks of pitch  $\alpha$ . The value of  $\alpha$  is process and layer dependent; for example, the value of  $\alpha$  can be set so that a wire of minimum width can be laid along a track without breaking any clearance rules. The number of unused tracks between adjacent devices *i* and *j* is denoted by T[i, j]. If there are not enough tracks to complete routing, then M[i, j] is congested and T[i, j] < 0. To add a safety margin, the minimum number of unused tracks is set to a small positive value,  $T_{min}$ , and M[i, j] is *nearly* congested if  $T[i, j] < T_{min}$ ; for example,  $T_{min} = 2$ 

Placement adjustment: If the margin between adjacent devices *i* and *j* is congested, then M[i, j] is increased to  $\hat{M}[i, j]$  according to (4.39):

$$T[i,j] < T_{min} \Rightarrow \acute{M}[i,j] = M[i,j] + \alpha \cdot (T_{min} - T[i,j])$$

$$(4.39)$$

For placement, **p**, with devices  $\mathcal{E} = \{\delta_1, \ldots, \delta_{|\mathcal{E}|}\}$  and corresponding layout parameters  $\{\lambda_{\delta 1}, \ldots, \lambda_{\delta |\mathcal{E}|}\}$ , the margins between adjacent devices are checked for congestion. If congestion is found, then the margins are adjusted and circuit placement is repeated to produce an adjusted placement, **p**́. Repeated placement with adjusted margins is cheap in comparison to the original placement generation process, since there are no device variants or placement possibilities to enumerate and the relative location of the devices is already fixed in the placement.

Algorithm-3 details congestion control and placement adjustment in pseudo code.

#### Algorithm-3 placement-with-congestion-control

(1) **input:** placement, **p** with a set of margin values M[i, j]for each pair [i, j] of adjacent devices in **p** /2/ output: adjusted placement, ṕ /3/ adjust-placement  $\leftarrow$  FALSE (the placement does not need adjustment) /4/ Perform grid-based maze routing using the algorithm in [Cad03a] (check the placement margins and perform margin adjustment if necessary) **for each** pair [*i*, *j*] of adjacent devices in **p do** /5/ Get the number of unused tracks, T[i, j]/6/ if  $T[i, j] < T_{min}$  then /7/ $\dot{M}[i,j] \leftarrow M[i,j] + \alpha \cdot (T_{min} - T[i,j])$ adjust-placement — TRUE (the placement needs adjustment) /8/ if adjust-placement = TRUE then /9/ repeat circuit placement with adjusted margins to get  $\dot{\mathbf{p}}$ else /10/ accept placement **p** as is ( $\mathbf{\dot{p}} = \mathbf{p}$ )

return

# 4.5 Post-Layout Satisfaction of Electrical Sizing Rules by Limiting Routing Resistance

The electrical sizing rules for CMOS functional blocks are reviewed in Section 2.1.5; they depend on the circuit DC bias point, as formulated in (2.19). As discussed in Section 4.2, the folding of a single CMOS device into multiple fingers changes the parasitic gate, drain, and source resistance and alters the DC drain current of each finger. The wire interconnects that route device terminals contribute an additional parasitic resistance. As a result of these changes, the electrical sizing rules may be violated post-layout

Electrical sizing rules are applied because they help ensure the functionality and robustness of the circuit, it would be favorable if they are still satisfied post-layout synthesis without the need to change the value of the design parameters, **d**.

In this section, a method will be presented to attempt and rectify electrical sizing rules that are violated post-layout, by setting an upper bound on the routing resistance between device terminals. This method is computationally cheap to implement because of two facts: Firstly, the gate, active area, and interconnect resistance values are cheap to extract post-layout in comparison to complete parasitic device extraction (including inductance and capacitance), as discussed in Section 3.5. Secondly, the circuit DC bias point is cheap to compute in comparison to other types of analysis, such as AC or transient analysis.

To implement the new rectification method, post-layout electrical sizing rules must be defined, after which the algorithm to set a boundary on routing resistance can be explained.

## 4.5.1 Post-Layout Electrical Sizing Rules


Each device,  $\delta \in \mathcal{E}$ , in the original circuit topology,  $\mathcal{T}$ , is represented by one or more devices in the placement, while topology vertices,  $\mathcal{V}$ , are replaced by resistor networks for post-layout DC analysis. Each resistor network is a connected undirected graph.

There is no one-to-one correspondence between the vertices and edges of the pre and post layout circuit topologies. The electrical sizing rules of analog functional blocks, addressed in [MGS08], need to be modified, so that they can be applied to the post placement circuit.

An example is given in Figure 4.13(a). Two NMOS devices, N1 and N2, form a differential pair; they are connected to the remainder of the circuit topology by vertices  $\{A, B, C, D, E\} \subseteq \mathcal{V}$ . To improve matching, N1 and N2 are laid out in a common centroid configuration, as shown in Figure 4.13(b); the number of device divisions is

M=2 and the number of fingers in each division is  $n_f = 2$ . The circuit topology of Figure 4.13(c) is extracted from the layout for post-layout DC analysis. Each individual NMOS finger in the layout is represented by an intrinsic NMOS device model in the post-layout circuit topology; N1 is represented by devices {N1-1, N1-2, N1-3, N1-4}, and N2 is represented by devices {N2-1, N2-2, N2-3, and N2-4}. Gate, source, drain, and interconnect resistance are represented by a resistor network corresponding to each of the original topology vertices, {A, B, C, D, E}. Bulk tap connections have been omitted from the figure to simplify the illustration.

The original electrical sizing rules of an NMOS differential pair are reviewed in Table 2.2. New modified rules are given in Table 4.4. To create new post-layout electrical



**Figure 4.13:** (a) An NMOS differential pair. (b) A common centroid layout configuration. (c) Post-layout topology of the differential pair for DC analysis.

	Electrical sizing rules					
for <i>i</i> , <i>j</i>	for $i, j = 1,, (M \cdot n_f)$					
/1/	$ V_{ds2-j} - V_{ds1-i}  \le \hat{V}^{(1)}$					
/2/	$ V_{gs2-j} - V_{gs1-i}  \le \hat{V}^{(2)}$					
for <i>i</i> =	for $i = 1, \ldots, (M \cdot n_f)$					
/3/	$V_{ds1-i} - V_{gs1-i} + V_{th1-i} \ge \hat{V}^{(3)}$					
/4/	$V_{ds1-i} \geq \hat{V}^{(4)}$					
/5/	$V_{gs1-i} - V_{th1-i} \ge \hat{V}^{(5)}$					
/6/	$V_{ds2-i} - V_{gs2-i} + V_{th2-i} \ge \hat{V}^{(3)}$					
/7/	$V_{ds2-i} \geq \hat{V}^{(4)}$					
/8/	$V_{gs2-i} - V_{th2-i} \ge \hat{V}^{(5)}$					

Table 4.4: Post-layout electrical sizing rules of an NMOS differential pair

 $\hat{V}^{(1)}$  to  $\hat{V}^{(5)} \in \mathbb{R}^+$  are electrical margins, *M* is the number of device divisions,  $n_f$  is the number of fingers in each division.

sizing rules, each original electrical inequality constraint is applied to the electrical model of every intrinsic NMOS device extracted from the layout. For instance, constraint /11/ in Table 2.2 is to ensure that device N1 is in the saturation region of operation:  $V_{ds1} - V_{gs1} + V_{th1} \ge V^{(3)}$ . The corresponding post-layout constraint in Table 4.4 is constraint /3/, whereby each intrinsic device of N1 is tested.

In the example of Figure 4.13, N1 is represented by four NMOS devices and the postlayout saturation constraints are:  $V_{ds1-i} - V_{gs1-i} + V_{th1-i} \ge \hat{V}^{(3)}$ , with  $i \in [1, 2, 3, 4]$ .

The post-layout electrical margins,  $\hat{V}^{(1)}$  to  $\hat{V}^{(5)}$  in Table 4.4, can be reduced by a certain amount of the corresponding pre-layout margins,  $V^{(1)}$  to  $V^{(5)}$ , defined in Table 2.2. This is because a portion of the original margin values, denoted by  $V^{(1)}_{\text{routing-margin}}$  to  $V^{(5)}_{\text{routing-margin}}$ , was to hedge DC electrical constraints against the effect of parasitic routing resistance:

$$\underbrace{V^{(\kappa)}}_{\text{pre-layout margin}} = \underbrace{\hat{V}^{(\kappa)}}_{\text{post-layout margin}} + \underbrace{V^{(\kappa)}_{\text{routing-margin}}}_{\text{discarded after layout}}; \quad \kappa \in \{1, 2, 3, 4, 5\}$$
(4.40)

Post-layout electrical sizing rules can be created in a similar manner for other functional blocks, such as current mirrors, level shifters, as well as current mirror and level shifter banks. Let  $\hat{\mathbf{c}}_e$  denote the vector collecting and ordering all the post-layout circuit DC electrical constraint values, such that  $n_{\hat{\mathbf{c}}e} = |\hat{\mathbf{c}}_e|$ ; and let  $\hat{\mathbf{c}}_e^m$  denote the corresponding vector of electrical margins:

$$\mathbb{R}^{n\mathbf{d}} \longrightarrow \mathbb{R}^{n\hat{\mathbf{c}}_{e}} : \mathbf{d} \xrightarrow{\text{layout & DC analysis}} \hat{\mathbf{c}}_{e}; \quad \hat{\mathbf{c}}_{e} \succeq \hat{\mathbf{c}}_{e}^{m}$$
(4.41)

Let  $\mathbf{c}_{e,\text{routing-margin}}^m$  be the margin to hedge against parasitic layout resistance; the relationship between pre and post layout constraint margins can then be written:

$$\mathbf{c}_{e}^{m} = \hat{\mathbf{c}}_{e}^{m} + \mathbf{c}_{e,\text{routing-margin}}^{m}$$
(4.42)

#### 4.5.2 Routing Limits to Satisfy Post-Layout Electrical Constraints

For any specific placement,  $\mathbf{p} \in \mathbf{P}$ , if the pre-layout electrical constraints are satisfied, then the goal is to ensure the post-layout electrical constraints are also satisfied:

$$(\mathbf{c}_{e} \succeq \mathbf{c}_{e}^{m}) \Longrightarrow (\hat{\mathbf{c}}_{e} \succeq \hat{\mathbf{c}}_{e}^{m})$$

$$(4.43)$$


An attempt to satisfy (4.43) is made by adjusting the routing resistor networks: Firstly, the *effective resistance* between connected device terminals is defined. Secondly, boundary constraints are placed on the effective resistance values. Thirdly, the post-layout electrical constraints are parametrized as a function of effective resistance. Finally, a novel algorithm is presented to satisfy (4.43) by adjusting the boundary constraints placed on effective resistance during circuit routing. This last step is described in Section 4.5.3.

#### Abstract representation of routing resistor networks

Some definitions are first in order with regards to the structure of routing resistor networks, these definitions are made with the aid of the circuit example in Figure 4.14.

Each vertex,  $v \in V$ , of the original (pre-layout) circuit topology, T, is a connected undirected graph. It is assumed here that the graphs are simple with no self loops at a vertex or multiple edges between vertices. In an electrical impedance network, shunt loops can be readily discarded, while a parallel to series impedance transformation can be used to reduce multiple edges between two vertices to a single edge. Electrically, stimulus can be applied at the subset of the graph vertices connected to circuit devices, such as CMOS transistors; this subset will be called the terminal vertices or *terminals*; the remainder of the vertices, referred to here as *internal vertices*, are not externally stimulated (DC floating nodes).

Let  $\mathbf{T}_v$  and  $\mathbf{U}_v$  denote the ordered vectors of terminal and internal vertices respectively; the complete set of vertices is ordered as  $\mathbf{V}_v^T = [\mathbf{T}_v^T; \mathbf{U}_v^T]$ . Let  $\mathbf{E}_v$  denote the



**Figure 4.14:** (a) Simple gain stage circuit with seven vertices, A to G. (b) An example post-layout routing resistor network corresponding to original vertex A is drawn;  $G_A = G([\mathbf{T}_A^T; \mathbf{U}_A^T]^T, \mathbf{E}_A)$ . (c) The effective resistance,  $R_A(7,3)$ , between terminals 3 and 7 of network A is calculated.

ordered vector of edges. Let  $G_v$  be the graph of the routing resistor network corresponding to original vertex v, such that  $G_v = G([\mathbf{T}_v^T; \mathbf{U}_v^T]^T, \mathbf{E}_v)$ .

Each graph edge is associated with a resistance value; let  $\mathbf{R}_{\mathbf{E},v}$  be the vector ordering the edge resistances, such that  $\mathbf{R}_{\mathbf{E},v}[i]$  is the resistance of edge  $\mathbf{E}_v[i]$ , for  $i = 1, ..., |\mathbf{E}_v|$ .

In Figure 4.14(b), the terminal vertices corresponding to original vertex A are labeled 1 to 9 and ordered in  $\mathbf{T}_A$ , the internal vertices are labeled 10 to 12 and are ordered in  $\mathbf{U}_A$ , while the edges are labeled alphabetically from *a* to *k* and are ordered in  $\mathbf{E}_A$ . In this example,  $|\mathbf{T}_A| = 9$ ,  $|\mathbf{U}_A| = 3$ ,  $|\mathbf{V}_A| = |\mathbf{T}_A| + |\mathbf{U}_A| = 12$ , and  $|\mathbf{E}_A| = 11$ .

The graph of each routing resistor network is simply connected, therefore every terminal vertex in  $T_v$  is connected by at least one edge:

degree 
$$(\mathbf{T}_{v}[i]) \ge 1; \ i = 1, ..., |\mathbf{T}_{v}|$$
 (4.44)

where degree(x) denotes the number of edges connected to vertex x in a graph.

Each internal vertex in  $U_v$  is assumed to be connected by at least three edges. If an internal vertex is connected to a single edge, then it is floating and does not contribute electrically to the resistance network. If an internal vertex is connected by two edges, then it can be eliminated from the graph by resistor series combination:

degree 
$$(\mathbf{U}_{v}[i]) \ge 3; \ i = 1, \dots, |\mathbf{U}_{v}|$$
 (4.45)

Let  $L_v$  be the admittance (weighted Laplacian) matrix of routing resistor network v, as used in nodal analysis;  $L_v$  is a function of  $\mathbf{R}_{\mathbf{E},v}$ . Since each routing resistor network is assumed to be a simple graph,  $L_v$  can be written as follows:

$$i, j = 1, \dots, |\mathbf{V}_{v}|; \ \mathbf{L}_{v}[i, j] = \begin{cases} -\frac{1}{\mathbf{R}_{\mathbf{E}, v}[k]} & \text{if } i \neq j \land \mathbf{E}_{v}[k] \text{ connects } i, j \\ -\sum_{j \neq i} \mathbf{L}_{v}[i, j] & \text{if } i = j \\ 0 & \text{otherwise} \end{cases}$$
(4.46)

Matrix  $\mathbf{L}_v$  is irreducible symmetric and positive semi-definite with dimensions  $|\mathbf{V}_v| \times |\mathbf{V}_v|$  and rank  $|\mathbf{V}_v|-1$ . The smallest eigenvalue of  $\mathbf{L}_v$  is 0, the corresponding eigenvector is  $\mathbf{1}_{|\mathbf{V}_v|}$ , where  $\mathbf{1} \in \{1\}^{|\mathbf{V}_v|}$ .

In the definition of equation (4.46) the rows and columns of  $L_v$  correspond to the elements of  $V_v$ . Let  $j(V_v)$  be the vector of currents injected into the vertices, and let  $p(V_v)$  denote the corresponding vector of potentials:

$$\mathbf{j}(\mathbf{V}_v) = \mathbf{L}_v \cdot \mathbf{p}(\mathbf{V}_v) \tag{4.47}$$

By observing that  $\mathbf{j}^T(\mathbf{V}_v) = [\mathbf{j}^T(\mathbf{T}_v); \mathbf{j}^T(\mathbf{U}_v)]$ ,  $\mathbf{p}^T(\mathbf{V}_v) = [\mathbf{p}^T(\mathbf{T}_v); \mathbf{p}^T(\mathbf{U}_v)]$ , and  $\mathbf{j}(\mathbf{U}_v) = \mathbf{0}$ , since no external current is injected into the internal vertices; the admittance matrix can be decomposed into four blocks, and (4.47) can be written as:

$$\begin{bmatrix} \mathbf{j}(\mathbf{T}_{v}) \\ \mathbf{0} \end{bmatrix} = \begin{bmatrix} \mathbf{L}_{v,TT} & \mathbf{L}_{v,TU} \\ \mathbf{L}_{v,TU}^{T} & \mathbf{L}_{v,UU} \end{bmatrix} \cdot \begin{bmatrix} \mathbf{p}(\mathbf{T}_{v}) \\ \mathbf{p}(\mathbf{U}_{v}) \end{bmatrix}$$
(4.48)

The square matrix  $L_{v,UU}$  is positive definite and therefore invertible. An equation with reduced dimensions can be derived from (4.48):

$$\mathbf{j}(\mathbf{T}_{v}) = \underbrace{\left(\mathbf{L}_{v,TT} - \mathbf{L}_{v,TU} \cdot \mathbf{L}_{v,UU}^{-1} \cdot \mathbf{L}_{v,TU}^{T}\right)}_{\tilde{\mathbf{L}}_{v}} \cdot \mathbf{p}(\mathbf{T}_{v}) = \tilde{\mathbf{L}}_{v} \cdot \mathbf{p}(\mathbf{T}_{v})$$
(4.49)

Matrix  $\tilde{\mathbf{L}}_v$  is the Schur complement of  $\mathbf{L}_{v,UU}$  in  $\mathbf{L}_v$ , and is also a weighted Laplacian matrix [vdS10]. Let  $\tilde{G}_v$  be the graph corresponding to  $\tilde{\mathbf{L}}_v$ ;  $\tilde{G}_v$  is a complete graph with vertices  $\mathbf{T}_v$ . The graph reduction  $G_v \rightarrow \tilde{G}_v$  is called a Kron reduction, and  $\tilde{\mathbf{L}}_v$  is called the Kron-reduced matrix of  $\mathbf{L}_v$ . An iterative technique for Kron reduction based on internal vertex elimination is available [DB10].

An important result of Kron reduction is that the systems in (4.47) and (4.49) are electrically equivalent at the terminal vertices. Furthermore, two arbitrary graphs  $\tilde{G}_v^1$  and  $\tilde{G}_v^2$  with the same number of corresponding terminals are electrically equivalent if  $\tilde{\mathbf{L}}_v^1 = \tilde{\mathbf{L}}_v^2$ . This is true irrespective of the internal graph structure or edge resistances.

#### Effective resistance between terminals

The *effective resistance* between two terminals in a resistor network is defined as the difference in potential that appears across the terminals when a unit current source is applied between them. The effective resistance between two terminals is a measure of how close the terminals are in the network graph [KR93].

Let  $R_v(p,q)$  denote the effective resistance between terminals p and q of  $G_v$ . Effective resistance is independent of order, such that  $R_v(p,q) = R_v(q,p)$ . In Figure 4.14, the effective resistance,  $R_A(3,7)$ , between terminals 3 and 7 of network A is illustrated.

The effective resistance between any two terminals in resistor network v is non-negative if the vector of edge resistances satisfies  $\mathbf{R}_{\mathbf{E},v} \succeq \mathbf{0}$ . With respect to  $\mathbf{R}_{\mathbf{E},v}$ , the effective resistance between any two terminals is a homogeneous function of degree 1 and a concave function [GBS]; it is also a non-decreasing function [YZ08].

The effective resistance between terminals p and q of  $G_v$  can be calculated from the Moore-Penrose inverse,  $\tilde{\mathbf{L}}_v^+$ , of the Kron-reduced matrix,  $\tilde{\mathbf{L}}_v$  [Ell11, DB10]:

$$R_{v}(p,q) = R_{v}(q,p) = \tilde{\mathbf{L}}_{v}^{+}[p,p] + \tilde{\mathbf{L}}_{v}^{+}[q,q] - 2\tilde{\mathbf{L}}_{v}^{+}[p,q]$$

$$(4.50)$$

It has been shown in [DB10] that  $\tilde{\mathbf{L}}_v^+ \cdot \mathbf{1} = \mathbf{0}$ , therefore:

$$\tilde{\mathbf{L}}_{v}^{+}[i,i] = -\sum_{j \neq i} \tilde{\mathbf{L}}_{v}^{+}[i,j]; \ i,j = 1, \dots, |\mathbf{T}_{v}|$$
(4.51)

The Moore-Penrose inverse of the Kron-reduced matrix is symmetric, therefore:

$$\tilde{\mathbf{L}}_{v}^{+}[i,j] = \tilde{\mathbf{L}}_{v}^{+}[j,i]$$

$$(4.52)$$

Using (4.51) and (4.52), the effective resistance between terminals p and q of  $G_v$  can be written in terms of the off-diagonal upper-triangular elements of  $\tilde{\mathbf{L}}_v^+$  only:

for 
$$p < q$$
:  $R_{v}(p,q) = R_{v}(q,p) = -4 \cdot \tilde{\mathbf{L}}_{v}^{+}[p,q]$   
 $-1 \cdot \sum_{i \in \{1,...,p-1\}} \tilde{\mathbf{L}}_{v}^{+}[i,p]$   
 $-1 \cdot \sum_{i \in \{p+1,...,|\mathbf{T}_{v}|\} \setminus \{q\}} \tilde{\mathbf{L}}_{v}^{+}[p,i]$   
 $-1 \cdot \sum_{i \in \{1,...,q-1\} \setminus \{p\}} \tilde{\mathbf{L}}_{v}^{+}[i,q]$   
 $-1 \cdot \sum_{i \in \{q+1,...,|\mathbf{T}_{v}|\}} \tilde{\mathbf{L}}_{v}^{+}[q,i]$   
 $i \in \{q+1,...,|\mathbf{T}_{v}|\}$ 
(4.53)

63

Let  $\mathbf{R}_v$  denote the vector ordering the effective resistance between each two terminals of the routing network corresponding to original vertex *v* according to (4.54):

$$\begin{array}{l} /1/k \leftarrow 1 \\ /2/ \text{ for } i = 1 \text{ to } |\mathbf{T}_v| - 1 \\ /3/ \quad \text{ for } j = i + 1 \text{ to } |\mathbf{T}_v| \\ /4/ \quad \mathbf{R}_v[k] \leftarrow R_v(i, j) \\ /5/ \qquad k \leftarrow k + 1 \end{array}$$

$$\begin{array}{l} (4.54) \\ \end{array}$$

The length of  $\mathbf{R}_v$  is:

$$n_{\mathbf{R}v} = |\mathbf{R}_v| = \binom{|\mathbf{T}_v|}{2} = \frac{|\mathbf{T}_v| \cdot (|\mathbf{T}_v| - 1)}{2}$$
(4.55)

For example, in Figure 4.14,  $n_{\mathbf{R}A} = |\mathbf{R}_A| = 36$  and

$$\mathbf{R}_{A} = [R_{A}(1,2), R_{A}(1,3), \dots, R_{A}(1,9), R_{A}(2,3), R_{A}(2,4), \dots, R_{A}(7,8), R_{A}(8,9)]$$

The two index sets  $\mathcal{I}_{|\mathbf{T}_v|}$  and  $\mathcal{K}_{|\mathbf{T}_v|}$  are defined as follows:

$$\mathcal{I}_{|\mathbf{T}_{v}|} = \{(i,j) \mid (i \in \{1, \dots, |\mathbf{T}_{v}| - 1\}) \land (j \in \{2, \dots, |\mathbf{T}_{v}|\}) \land (i < j)\}$$
(4.56)

$$\mathcal{K}_{|\mathbf{T}_v|} = \left\{ 1, \dots, \frac{|\mathbf{T}_v| \cdot (|\mathbf{T}_v| - 1)}{2} \right\}$$
(4.57)

An explicit bijective mapping, *M*, can be defined between  $\mathcal{I}_{|\mathbf{T}_v|}$  and  $\mathcal{K}_{|\mathbf{T}_v|}$ :

$$M: \mathcal{I}_{|\mathbf{T}_v|} \longrightarrow \mathcal{K}_{|\mathbf{T}_v|}: (i,j) \longmapsto -\frac{i^2}{2} + (|\mathbf{T}_v| - \frac{1}{2}) \cdot i + j - |\mathbf{T}_v|$$
(4.58)

The mapping in (4.58) is equivalent to the iterative definition in (4.54), such that  $\mathbf{R}_v[M(i,j)] \leftarrow R_v(i,j)$ .

The elements of  $\tilde{\mathbf{L}}_{v}^{+}$  have the unit of ohms, since the matrix is the pseudo inverse of an admittance matrix. Since  $\tilde{\mathbf{L}}_{v}^{+}$  has dimensions  $|\mathbf{T}_{v}| \times |\mathbf{T}_{v}|$ , the number of off-diagonal upper-triangular elements in  $\tilde{\mathbf{L}}_{v}^{+}$  is equal to  $n_{\mathbf{R}v}$  as given in (4.55). Let  $\mathbf{R}_{\tilde{\mathbf{L}}+v}$  denote the vector ordering the off-diagonal upper-triangular elements of  $\tilde{\mathbf{L}}_{v}^{+}$  according to the index mapping in (4.58), and let  $\chi_{\tilde{\mathbf{L}}+v}$  be the  $n_{\mathbf{R}v} \times n_{\mathbf{R}v}$  matrix that relates  $\mathbf{R}_{\tilde{\mathbf{L}}+v}$  and  $\mathbf{R}_{v}$  according to (4.53):

$$\mathbf{R}_{v} = \boldsymbol{\chi}_{\tilde{\mathbf{L}}^{+}v} \cdot \mathbf{R}_{\tilde{\mathbf{L}}^{+}v} \tag{4.59}$$

The elements of  $\chi_{\tilde{L}^+v}$  can be derived using (4.53) as follows:

for all 
$$(p,q), (i,j) \in \mathcal{I}_{|\mathbf{T}_v|}$$
:  

$$\chi_{\tilde{\mathbf{L}}^+ v}[M(p,q), M(i,j)] = \begin{cases} -4 & \text{if } (p,q) = (i,j) \\ 0 & \text{if } (p \neq i) \land (p \neq j) \land (q \neq i) \land (q \neq j) \\ -1 & \text{otherwise} \end{cases}$$
(4.60)

Matrix  $\chi_{\tilde{\mathbf{L}}^+v}$  is a non-positive integer square matrix with constant diagonal values. It is also full rank. This can be checked by noting that the pattern of zero valued elements is different in each row of  $\chi_{\tilde{\mathbf{L}}^+v}$ . Since  $\chi_{\tilde{\mathbf{L}}^+v}$  is full rank, the mapping between  $\mathbf{R}_{\tilde{\mathbf{L}}^+v}$  and  $\mathbf{R}_v$  is a bijection, and:

$$\mathbf{R}_{\tilde{\mathbf{L}}^+ v} = \boldsymbol{\chi}_{\tilde{\mathbf{L}}^+ v}^{-1} \cdot \mathbf{R}_v \tag{4.61}$$

Using (4.51), (4.52), (4.58), (4.61), and the property  $(\tilde{\mathbf{L}}_v^+)^+ = \tilde{\mathbf{L}}_v$ , it is possible to construct the matrix  $\tilde{\mathbf{L}}_v$  and corresponding complete graph  $\tilde{G}_v$  from a given value of  $\mathbf{R}_v$  and vice versa.

The construction of  $\chi_{\tilde{\mathbf{L}}^+v}$  in (4.60) is dependent only on the number of graph terminals,  $|\mathbf{T}_v|$ , and not on the graph structure or edge resistances. Two arbitrary graphs  $G_v^1$  and  $G_v^2$  with the same number of corresponding terminals have  $\chi_{\tilde{\mathbf{L}}^+v}^1 = \chi_{\tilde{\mathbf{L}}^+v}^2$ . If  $\mathbf{R}_v^1 = \mathbf{R}_v^2$ , then  $\mathbf{R}_{\tilde{\mathbf{L}}^+v}^1 = \mathbf{R}_{\tilde{\mathbf{L}}^+v}^2$  and  $\tilde{\mathbf{L}}_v^1 = \tilde{\mathbf{L}}_v^2$ , therefore graphs  $G_v^1$  and  $G_v^2$  are electrically equivalent at the terminal vertices and have the same Kron-reduced graph  $\tilde{G}_v$ .

This result is important, because it means that a resistor network can be represented electrically by the value of  $\mathbf{R}_v$  regardless of internal structure.

An important question to ask at this point is for what values of  $\mathbf{R}_v$  can a routing resistor network be constructed, or alternatively, what are the possible values of  $\mathbf{R}_v$ .

If a routing resistor network can be constructed for any non-negative value of **R**, then each effective resistance value can be selected independently of all others, such that the domain of  $\mathbf{R}_v$  is the non-negative elements of  $\mathbb{R}^{n_{\mathbf{R}v}}$ . This would require that up to a complete graph can be constructed and that the edge resistances can have arbitrary non-negative real values.

However, routing resistor networks have a geometric implementation in circuit layout; the set of networks that can be implemented in a geometric layout is dependent on the routing algorithm, the circuit placement, and the geometric constraints. This means that, in practice, the set of possible values of  $\mathbf{R}_v$  is a subset of the non-negative elements of  $\mathbb{R}^{n_{\mathbf{R}v}}$ .

### Setup of boundary constraints on effective resistance

Let **R** be the vector ordering all the effective resistances  $\{\mathbf{R}_v | v \in \mathcal{V}\}$ ,  $n_{\mathbf{R}} = |\mathbf{R}|$ . For the example circuit of Figure 4.14 with original vertices A to G,  $\mathbf{R} = [\mathbf{R}_A^T; \mathbf{R}_B^T; \dots; \mathbf{R}_G^T]^T$ .

Effective resistance is a superior measure of the influence of circuit routing on postlayout electrical behavior than simple wire length or shortest path resistance between connected terminals.

To limit the adverse effect of routing resistance on post-layout electrical behavior, an upper bound,  $\mathbf{R}^{u}$ , on the value of  $\mathbf{R}$  is typically set as a geometric routing constraint, while a lower bound of  $\mathbf{0}$  is set so that the routing edge resistances are positive and physically realizable:

$$\mathbf{0} \leq \mathbf{R} \leq \mathbf{R}^u \tag{4.62}$$

For matched devices and balanced signal propagation paths, a bound may also be placed on the difference in effective resistance. For example, to match effective resistances  $R_A(1,9)$  and  $R_B(1,8)$ :

$$-\Delta_{R}^{u} \leq \begin{bmatrix} 1 & -1 \end{bmatrix} \cdot \begin{bmatrix} R_{A}(1,9) \\ R_{B}(1,8) \end{bmatrix} \leq \Delta_{R}^{u}; \ \Delta_{R}^{u} \geq 0 \text{ is a small constant}$$
(4.63)

If there are *N* effective resistance pairs to be matched, then a system of matching constraints can be defined:

$$-\Delta_R^u \cdot \mathbf{1}_N \preceq \Delta_\mathbf{R} \cdot \mathbf{R} \preceq \Delta_R^u \cdot \mathbf{1}_N \tag{4.64}$$

where

$$\Delta_{R}^{u} \geq 0 \text{ is a small constant; } \mathbf{1}_{N} \in \{1\}^{N}; \ \Delta_{\mathbf{R}} \in \{-1, 0, 1\}^{N \times n_{\mathbf{R}}};$$
  
for  $i \in [1, N]$  and  $j, k, r \in [1, n_{\mathbf{R}}],$   
if the *i*-th matched pair is  $(\mathbf{R}[j], \mathbf{R}[k])$  then 
$$\begin{cases} \Delta_{\mathbf{R}}[i, j] = 1 & (4.65) \\ \Delta_{\mathbf{R}}[i, k] = -1 & \\ \Delta_{\mathbf{R}}[i, r] = 0 \text{ for } r \neq j, k \end{cases}$$

#### Parametrized post-layout electrical constraints

The value of **R** will influence the DC bias point of the post-layout circuit, and, as a consequence, the value of the post-layout DC electrical constraints. To account for this, post-layout DC electrical constraints are parametrized by **R**.

Pursuing the example of Figure 4.13, the post-layout routing-dependent saturation constraints of N1 are:  $V_{ds1-i}(\mathbf{R}) - V_{gs1-i}(\mathbf{R}) + V_{th1-i}(\mathbf{R}) \geq \hat{V}^{(3)}$ , with  $i \in [1, 2, 3, 4]$ .

If all the post-layout electrical constraints are parametrized by  $\mathbf{R}$ , then (4.43) can be rewritten as follows:


$$(\mathbf{c}_{e} \succeq \mathbf{c}_{e}^{m}) \Longrightarrow (\hat{\mathbf{c}}_{e} (\mathbf{R}) \succeq \hat{\mathbf{c}}_{e}^{m})$$

$$(4.66)$$

The inequality  $\hat{\mathbf{c}}_e(\mathbf{R}) \succeq \hat{\mathbf{c}}_e^m$  can be added as an electrical routing constraint.

The *feasible effective resistance space* is defined to be the values of  $\mathbf{R} \in \mathbb{R}^{n_{\mathbf{R}}}$  that satisfy (4.62), (4.64), and (4.66). This definition implicitly assumes that a complete graph can be constructed by the routing algorithm subject to the circuit placement and geometric constraints, and that the network edge resistances can assume arbitrary positive real values.

An illustration is given in Figure 4.15 of the effective resistance space with  $n_{\hat{c}e} = 3$ ,  $n_{\mathbf{R}} = 2$ , and with effective resistances  $\mathbf{R}[1]$  and  $\mathbf{R}[2]$  set to be matched.



**Figure 4.15:** An example with one pair of matched effective resistances and three electrical constraints. The feasible effective resistance space is shaded.

### Algorithm to ensure the satisfaction of (4.66) during routing

One method to satisfy (4.66) is to repeat circuit routing with ever decreasing values of  $\mathbf{R}^u$  until  $\hat{\mathbf{c}}_e(\mathbf{R}) \succeq \hat{\mathbf{c}}_e^m$ . The value of  $\mathbf{R}^u$  can be scaled down as demonstrated in Figure 4.16. If the routing algorithm fails to successfully complete circuit routing following each recall, then the value of  $\mathbf{c}_{e,\text{routing-margin}}^m$  is increased, after which circuit sizing and layout synthesis must be repeated.


The advantage of the above method to satisfy (4.66) is that the electrical constraints need not be considered directly by the routing algorithm. There are two disadvantages: First, the routing algorithm must be recalled multiple times, increasing computational cost. Secondly, a simple scaling of vector  $\mathbf{R}^{u}$  may discard regions of the effective resistance space that contain valid solutions which satisfy (4.66), and the value of  $\mathbf{R}^{u}$  may not be maximal as illustrated in Figure 4.16.

A maximal upper bound value,  $\mathbf{R}^{u}$ , on routing resistance gives greater flexibility to the routing algorithm in selecting a good routing solution.

A more elaborate method to ensure (4.66) and obtain a maximal value of  $\mathbf{R}^{u}$  is described below. With this new method, the routing algorithm is called twice in the worst-case scenario; furthermore, the adjustments necessary to circuit routing are often minor in the second call. Algorithm-4 is an equivalent to the new method in pseudo code:

First,  $\mathbf{c}_{e,\text{routing-margin}}^m$  is fixed and upper bound  $\mathbf{R}^u$  is initialized to a maximum value,  $\mathbf{R}^u \leftarrow \mathbf{R}^{u0}$ , based on designer experience or estimated wire length from global routing. This is handled in lines /2/ and /3/ of Algorithm-4.

Secondly, circuit routing is performed subject to  $\mathbf{R} \leq \mathbf{R}^{u0}$ , (4.64), and any other geometric routing constraints defined as discussed in Section 3.4. If the routing algorithm fails to complete circuit routing successfully, then  $\mathbf{R}^{u0}$  or the other geometric



**Figure 4.16:**  $\mathbf{R}^{u}$  is rescaled till routing can be performed without post-layout electrical constraint violations. The region of valid but excluded solutions is marked.

routing constraints are too stringent to find a feasible routing solution; routing of the current placement is considered to have failed. This is handled in lines /5/ and /6/ of Algorithm-4.

Thirdly, if circuit routing is successful, then the post-layout DC circuit is extracted. The value of **R** is then calculated from the routing resistor networks, this value is labeled  $\mathbf{R}^0$ . The value of the post-layout electrical constraint function,  $\hat{\mathbf{c}}_e(\mathbf{R}^0)$ , is calculated by DC simulation. If  $\hat{\mathbf{c}}_e(\mathbf{R}^0) \succeq \hat{\mathbf{c}}_e^m$ , then (4.66) is satisfied and the routing solution is accepted. This is handled in lines /7/ to /10/ of Algorithm-4.

Fourthly, if  $\hat{\mathbf{c}}_e(\mathbf{R}^0) \prec \hat{\mathbf{c}}_e^m$ , then  $\mathbf{R}^u$  is adjusted to a maximal value in the feasible effective resistance space. The problem of adjusting  $\mathbf{R}^u$  is formulated as constrained optimization problem that can be solved efficiently using a local optimization algorithm, such as successive linear programming (SLP) [GS61]. This step constitutes the fundamental component of the new algorithm, and is described in detail in Sections 4.5.3, 4.5.4, and 4.5.5. If an adjusted value of  $\mathbf{R}^u$  cannot be found, then the routing of the current placement is considered to have failed and the placement is discarded. This is handled in lines /11/ and /12/ of Algorithm-4.

Fifthly, if a suitable value of  $\mathbf{R}^{u}$  is found, then this value is labeled  $\mathbf{R}^{u1}$ ; circuit routing is repeated subject to  $\mathbf{R} \leq \mathbf{R}^{u1}$ , (4.64), and the other predefined geometric routing constraints. This is handled in line /13/ of Algorithm-4.

Sixthly, if the routing algorithm fails to complete circuit routing successfully, then the new constraint  $\mathbf{R} \leq \mathbf{R}^{u1}$  is too stringent so that there is no feasible routing solution for the current placement. Otherwise, if circuit routing is successful, then the routing solution is accepted. This is handled in lines /14/ and /15/ of Algorithm-4.

As postlude to the methodology in this section, if circuit routing fails for many placements in the set of placements, **P**, then this is empirical evidence that the value

of  $\mathbf{c}_{e,\text{routing-margin}}^{m}$  is too small and needs to be increased. A change in  $\mathbf{c}_{e,\text{routing-margin}}^{m}$  will adjust the boundaries of the feasible design space,  $\mathcal{D}$ . A new design parameter vector, **d**, can then be selected from the adjusted feasible design space,  $\mathcal{D}$ , after which the layout synthesis flow of Chapter 4 can be recalled.

Algorithm-4 detailed-routing

- /1/ **input:** placement **p**  $\in$  **P** to be routed
- /2/  $c_{e,routing-margin}^{m}$  (margin value to hedge against parasitic layout resistance)
- /3/ **R**<sup> $u_0$ </sup> (initial bound on the effective resistance vector)
- /4/ **output:** a circuit routing solution that satisfies (4.66) and all other geometric routing constraints as described in Section 3.4

(routing is performed as described in Section 4.4)

- /5/ call the routing algorithm with  $\mathbf{R} \leq \mathbf{R}^{u0}$
- /6/ if circuit routing failed then return failed
- /7/ extract the post-layout circuit DC netlist from the layout
- /8/ extract the effective resistance vector,  $\mathbf{R}^0$ , from the DC netlist
- /9/ calculate  $\hat{c}_{e}(\mathbf{R}^{0})$  (DC simulation)

(no electrical constraint is violated  $\Rightarrow$  the layout and routing solution is accepted) /10/ if  $\hat{\mathbf{c}}_e(\mathbf{R}^0) \succeq \hat{\mathbf{c}}_e^m$ , then return circuit routing solution

(if  $\hat{\mathbf{c}}_{e}(\mathbf{R}^{0}) \prec \hat{\mathbf{c}}_{e}^{m}$ , then there are electrical constraint violations)

- /11/ Find an maximal upper bound,  $\mathbf{R}^{u1}$ , on  $\mathbf{R}$  as described in Section 4.5.3
- /12/ if an maximal bound on **R** is not found then return failed

(routing is performed as described in Section 4.4)

/13/ if an maximal bound on **R** is found then call the routing algorithm with  $\mathbf{R} \leq \mathbf{R}^{u1}$ 

(circuit routing will fail if the new upper bound  $\mathbf{R}^{u1}$  is too stringent)

- /14/ if circuit routing failed then return failed
- /15/ else return the circuit routing solution

### 4.5.3 Maximization of R<sup>*u*</sup> in the Feasible Effective Resistance Space

The maximization of  $\mathbf{R}^{u}$  in the feasible effective resistance space can be written as a nonlinear optimization problem in **R**:


$$\mathbf{R}^{u1} = \max_{\mathbf{R} \in \mathbb{R}^{n_{\mathbf{R}}}} \mathbf{R}$$
  
subject to 
$$\begin{cases} \hat{\mathbf{c}}_{e} (\mathbf{R}) \succeq \hat{\mathbf{c}}_{e}^{m} \\ -\Delta_{R}^{u} \cdot \mathbf{1}_{N} \preceq \Delta_{\mathbf{R}} \cdot \mathbf{R} \preceq \Delta_{R}^{u} \cdot \mathbf{1}_{N} \\ \mathbf{0} \preceq \mathbf{R} \preceq \mathbf{R}^{u0} \end{cases}$$
(4.67)

Only the post-layout electrical constraint function,  $\hat{c}_e(\mathbf{R})$ , is nonlinear in (4.67).


In general, the solution to (4.67), if it exists, is not unique; there is a set of maximal solutions that form a Pareto-optimal set [Par06]. This is illustrated in Figure 4.17 for a two dimensional case; the set of solutions is indicated.

If the difference  $\mathbf{R}^{u0} - \mathbf{R}^{u1}$  is small, then the change in the geometric routing constraint on **R** from  $\mathbf{R} \leq \mathbf{R}^{u0}$  to  $\mathbf{R} \leq \mathbf{R}^{u1}$  is also small. As a consequence, the necessary routing adjustments on the second call to the routing algorithm, as handled in line /13/ of Algorithm-4, are expected to be easier to make and incur less computational cost. Furthermore, relatively small changes in the bound value will be easier to adjust for in routing than relatively large changes. For example, a change from 100 $\Omega$  to 110 $\Omega$ in the maximum allowed resistance of a long wire connection is (typically) easier to accommodate than a change from 10 $\Omega$  to 20 $\Omega$  in a short connection.

In consideration of the arguments above, the solution to (4.67) that minimizes the maximum relative distance from the original bound  $\mathbf{R}^{u0}$  is preferred over other solu-



**Figure 4.17:**  $\mathbf{R}^{u} \leftarrow \mathbf{R}^{u0}$ , the set of vectors { $\mathbf{R}^{u1}$ } that satisfy (4.67) is indicated.



**Figure 4.18:**  $\mathbf{R}^{u} \leftarrow \mathbf{R}^{u0}$ , the vector  $\mathbf{R}^{u1}$  that satisfies (4.68) is indicated.

tions. This preferred solution can be obtained directly by solving the following scalar minimization problem:

$$\mathbf{R}^{u1} = \underset{\mathbf{R} \in \mathbb{R}^{n_{\mathbf{R}}}}{\operatorname{argmin}} \max_{i=1,\dots,n_{\mathbf{R}}} \frac{\mathbf{R}^{u0}[i] - \mathbf{R}[i]}{\mathbf{R}^{u0}[i]}$$
  
subject to 
$$\begin{cases} \mathbf{\hat{c}}_{e}(\mathbf{R}) \succeq \mathbf{\hat{c}}_{e}^{m} \\ -\Delta_{R}^{u} \cdot \mathbf{1}_{N} \preceq \Delta_{\mathbf{R}} \cdot \mathbf{R} \preceq \Delta_{R}^{u} \cdot \mathbf{1}_{N} \\ \mathbf{0} \preceq \mathbf{R} \preceq \mathbf{R}^{u0} \end{cases}$$
(4.68)

A unique solution exists to the problem in (4.68), if and only if there is at least one solution to (4.67). The solution to (4.68) is illustrated in Figure 4.18. The vector  $\mathbf{R} = \mathbf{R}^0$  can be used as an initial starting point to solve (4.68).

The objective of the min-max problem in (4.68) is nonlinear and discontinuous over the problem domain  $\mathbb{R}^{n_{\mathbb{R}}}$ . The problem can be rewritten in the Goal Attainment formulation [MGS07]: The objective is replaced by a new bound parameter, *t*, and a set of inequality constraints, called goal attainment (GA) constraints, are added:

$$\begin{bmatrix} t^{\star} \\ \mathbf{R}^{u1} \end{bmatrix} = \underset{t, \mathbf{R} \in \mathbb{R}^{n_{\mathbf{R}}}}{\operatorname{argmin}} t$$
subject to
$$\begin{cases} \hat{\mathbf{c}}_{e} (\mathbf{R}) \succeq \hat{\mathbf{c}}_{e}^{m} \\ -\Delta_{R}^{u} \cdot \mathbf{1}_{N} \preceq \Delta_{\mathbf{R}} \cdot \mathbf{R} \preceq \Delta_{R}^{u} \cdot \mathbf{1}_{N} \\ \mathbf{0} \preceq \mathbf{R} \preceq \mathbf{R}^{u0} \\ \mathbf{R}^{u0} \cdot (1-t) \preceq \mathbf{R} \quad \text{(GA constraints)} \end{cases}$$
(4.69)

The vector  $\begin{bmatrix} t \\ \mathbf{R} \end{bmatrix} = \begin{bmatrix} 1 \\ \mathbf{R}^0 \end{bmatrix}$  can be used as an initial starting point to solve (4.69).

An antecedent to problems (4.67), (4.68), and (4.69), is that the unconstrained domain of vector **R** is  $\mathbb{R}^{n_{\mathbf{R}}}$ . In Section 4.5.4, the domain of **R** is restricted to the subset possible when each routing resistor network is a tree. The solution space of problem (4.69) is then restricted to this new domain.

### 4.5.4 Acyclic Routing Network Graphs of Maximum Edge Number

It is recalled from Section 4.5.2 that the vectors  $\{\mathbf{R}_v | v \in \mathcal{V}\}$  construct vector  $\mathbf{R}$ , and that the domain of possible values of  $\mathbf{R}$  is dependent on the constraints placed on the routing resistor network graphs  $\{G_v | v \in \mathcal{V}\}$ .

In this section, two assumptions are made with regards to the structure of the routing resistor networks. As a consequence of these assumptions, the domain of the effective resistances, **R**, is restricted to a subspace of  $\mathbb{R}^{n_{\mathbf{R}}}$ . The complex algebraic manipulations of Section 4.5.2 are also simplified.

Assumption 1: Each of the original routing resistor graphs,  $\{G_v | v \in \mathcal{V}\}$ , is a tree. Basic impedance transformations, such as parallel to series combination and the delta to star transformation, can be used to remove *some* cycles from a resistor network graph and create a tree.

Under assumption 1, there is exactly one simple path between any two terminals in  $T_v$ . In this case, the equivalent resistance  $R_v(p,q)$  between terminals p and q of  $G_v$  can be calculated by an inner product:

$$R_{v}(p,q) = \boldsymbol{\chi}_{v,p,q} \cdot \mathbf{R}_{\mathbf{E},v}$$
(4.70)

where  $\chi_{v,p,q}$  is an indicator vector, such that:

$$\chi_{v,p,q}[i] = \begin{cases} 1 \text{ if } \mathbf{E}_v[i] \text{ is on the path between } p \text{ and } q \\ 0 \text{ otherwise} \end{cases}$$
(4.71)

For  $\mathbf{R}_{v}$ , a comprehensive indicator matrix can be defined:

$$\mathbf{R}_{v} = \boldsymbol{\chi}_{v} \cdot \mathbf{R}_{\mathbf{E},v} \tag{4.72}$$

where  $\chi_v$  is an indicator matrix, such that:

$$\boldsymbol{\chi}_{v}[i,j] = \begin{cases} 1 \text{ if } \mathbf{R}_{v}[i] = R_{v}(p,q) \text{ and } \mathbf{E}_{v}[j] \text{ is on the path between } p \text{ and } q \\ 0 \text{ otherwise} \end{cases}$$
(4.73)

If  $\mathcal{V} = \{A, B, C, \ldots\}$ ,  $\mathbf{R} = [\mathbf{R}_A^T, \mathbf{R}_B^T, \mathbf{R}_C^T, \ldots]^T$ , and  $\mathbf{R}_E = [\mathbf{R}_{E,A}^T, \mathbf{R}_{E,B}^T, \mathbf{R}_{E,C}^T, \ldots]^T$ , then by (4.72):

$$\mathbf{R} = \begin{bmatrix} \mathbf{R}_{\mathrm{A}} \\ \mathbf{R}_{\mathrm{B}} \\ \mathbf{R}_{\mathrm{C}} \\ \vdots \end{bmatrix} = \underbrace{\begin{bmatrix} \chi_{\mathrm{A}} & \mathbf{0} & \mathbf{0} & \cdots \\ \mathbf{0} & \chi_{\mathrm{B}} & \mathbf{0} & \cdots \\ \mathbf{0} & \mathbf{0} & \chi_{\mathrm{C}} & \cdots \\ \vdots & \vdots & \vdots & \ddots \end{bmatrix}}_{\chi} \cdot \underbrace{\begin{bmatrix} \mathbf{R}_{\mathrm{E},\mathrm{A}} \\ \mathbf{R}_{\mathrm{E},\mathrm{B}} \\ \mathbf{R}_{\mathrm{E},\mathrm{C}} \\ \vdots \end{bmatrix}}_{\mathbf{R}_{\mathrm{E}}}$$
(4.74)
$$= \chi \cdot \mathbf{R}_{\mathrm{E}}$$

Under assumption 1, the problem of calculating the value of  $\mathbf{R}_v$  for a post-layout DC circuit is the problem of finding the simple paths between the terminal vertices,  $\mathbf{T}_v$ , so as to build the matrix  $\chi_v$ . Step /8/ of Algorithm-4 can be subdivided into three sub-steps:

- 1. For each original vertex  $v \in V$ , the value of vector  $\mathbf{R}_{\mathbf{E},v}$ , denoted by  $\mathbf{R}_{\mathbf{E},v}^{0}$  is extracted from the post-layout netlist.
- 2. The value of the indicator function  $\chi_v$ , denoted by  $\chi_v^0$ , is calculated by finding the simple paths in each network.
- 3. By (4.72),  $\mathbf{R}_v^0 = \chi_v^0 \cdot \mathbf{R}_{E,v}^0$ ;  $\mathbf{R}^0$  is then constructed from the sub-vectors.

Under assumption 1 and from (4.72), when solving (4.69), the degree of freedom in selecting the resistance vector  $\mathbf{R}_v$  (and by extension the complete vector  $\mathbf{R}$ ) depends on the column rank of  $\chi_v$ .

The dimensions of  $\chi_v$  are  $\left|\frac{|\mathbf{T}_v| \cdot (|\mathbf{T}_v| - 1)}{2}\right| \times |\mathbf{E}_v|$ , since  $|\mathbf{R}_v|$  is given by (4.55) and  $|\mathbf{R}_{\mathbf{E},v}| = |\mathbf{E}_v|$  by definition. Maximum column rank is achieved when  $|\mathbf{E}_v|$  is maximized and the column vectors are linearly independent. Lemma 4.1 below finds the tree with the maximum number of edges for a fixed number of terminal vertices  $\mathbf{T}_v$ .

*Lemma* 4.1. *Given a fixed vector of terminals*  $\mathbf{T}_v$ *, such that*  $|\mathbf{T}_v| \ge 1$ *, satisfying* (4.44)*, and zero or more internal vertices*  $\mathbf{U}_v$  *satisfying* (4.45)*, the maximum possible number of edges,*  $|\mathbf{E}_v|$ *, that a tree with vertices*  $[\mathbf{T}_v^T; \mathbf{U}_v^T]^T$  *can have is*  $|\mathbf{E}_{v,max}| = 2|\mathbf{T}_v| - 3$ *; this is achieved when the number of internal vertices,*  $\mathbf{U}_v$ *, is maximized, furthermore,*  $|\mathbf{U}_{v,max}| = |\mathbf{T}_v| - 2$ *.* 

According to the properties of a graph:

$$|\mathbf{E}_{v}| = \frac{1}{2} \left( \sum_{i}^{|\mathbf{T}_{v}|} \operatorname{degree}\left(\mathbf{T}_{v}[i]\right) + \sum_{i}^{|\mathbf{U}_{v}|} \operatorname{degree}\left(\mathbf{U}_{v}[i]\right) \right)$$
(4.75)

According to the properties of a tree:

$$|\mathbf{E}_{v}| = |\mathbf{T}_{v}| + |\mathbf{U}_{v}| - 1 \tag{4.76}$$

From (4.76),  $|\mathbf{E}_{v,\max}| = \max(|\mathbf{T}_v| + |\mathbf{U}_v| - 1)$ . Since  $|\mathbf{T}_v|$  is constant:


$$|\mathbf{E}_{v,\max}| = |\mathbf{T}_{v}| + \max(|\mathbf{U}_{v}|) - 1 = |\mathbf{T}_{v}| + |\mathbf{U}_{v,\max}| - 1$$
(4.77)

Therefore if  $|\mathbf{U}_v|$  is maximized, then  $|\mathbf{E}_v|$  is also maximized. As a consequence, in equation (4.75), if  $|\mathbf{E}_v| = |\mathbf{E}_{v,\max}|$  in the left hand side, then  $|\mathbf{U}_v| = |\mathbf{U}_{v,\max}|$  in the right hand side. Since  $|\mathbf{T}_v|$  is constant, to maximize  $|\mathbf{U}_v|$  in the right hand side of (4.75), degree ( $\mathbf{T}_v[i]$ ) with  $i \in [1, |\mathbf{T}_v|]$  and degree ( $\mathbf{U}_v[i]$ ) with  $i \in [1, |\mathbf{U}_v|]$  must be minimized whilst satisfying (4.44) and (4.45), therefore degree ( $\mathbf{T}_v[i]$ ) = 1 with  $i \in [1, |\mathbf{T}_v|]$ , and degree ( $\mathbf{U}_v[i]$ ) = 3 with  $i \in [1, |\mathbf{U}_v|]$ . By substituting the latter results into (4.75), the following equation is obtained:

$$|\mathbf{E}_{v,max}| = \frac{1}{2} \sum_{i}^{|\mathbf{T}_{v}|} 1 + \frac{1}{2} \sum_{i}^{|\mathbf{U}_{v,max}|} 3 = \frac{|\mathbf{T}_{v}| + 3|\mathbf{U}_{v,max}|}{2}$$
(4.78)

Substituting (4.77) into (4.78):

$$|\mathbf{U}_{v,\max}| = |\mathbf{T}_v| - 2 \tag{4.79}$$



- Edge resistance  $\mathbf{R}_{\mathbf{E},\mathbf{A},\max} = [R_a,\ldots,R_o]^T$

**Figure 4.19:** A tree with the maximum possible number of edges,  $\mathbf{E}_{v,\text{max}}$ , for a fixed number of terminal vertices  $\mathbf{T}_v$ ;  $|\mathbf{T}_v| = 9$  in this example.

Substituting (4.79) into (4.77):

$$|\mathbf{E}_{v,\max}| = 2|\mathbf{T}_v| - 3 \tag{4.80}$$

### End of Lemma 4.1.

Let  $G_{v,\max} = G([\mathbf{T}_v^T; \mathbf{U}_{v,\max}^T]^T, \mathbf{E}_{v,\max})$  be the tree with the maximum number of edges, as described in Lemma 4.1. The structure of  $G_{v,\max}$  depends only on the value of  $|\mathbf{T}_v|$ . Categorically,  $G_{v,\max}$  is the Caterpillar tree [HS73] with internal vertices  $\mathbf{U}_{v,\max}$  along a central path and terminals  $\mathbf{T}_v$  as leaves. Figure 4.19 illustrates  $G_{v,\max}$  for  $|\mathbf{T}_v| = 9$ .

Let  $\chi_v = \chi_{v,\max}$  be the indicator matrix corresponding to the graph  $G_{v,\max}$  according to the definition in (4.73). From (4.55) and (4.80), the dimensions of  $\chi_{v,\max}$  are  $\left|\frac{|\mathbf{T}_v| \cdot (|\mathbf{T}_v| - 1)}{2}\right| \times (2|\mathbf{T}_v| - 3)$ . Furthermore,  $\chi_{v,\max}$  has full column rank when the underlying field is  $\mathbb{R}$ . Let  $\mathbf{R}_{\mathrm{E},v,\max}$  be the vector of edge resistances in the graph  $G_{v,\max}$ .

Assumption 2: Prior to solving problem (4.69), each of the original graphs,  $G_v$ , is replaced by the corresponding Caterpillar tree,  $G_{v,max}$ . Algebraically, this means the domain of effective resistance vector  $\mathbf{R}_v$  (with  $v \in \mathcal{V}$ ) is restricted to  $\operatorname{col}(\chi_{v,max})$ .

Equation (4.72) can be rewritten for the specific case when routing network v is a Caterpillar tree with indicator matrix  $\chi_v = \chi_{v,max}$  and edge resistances  $\mathbf{R}_{\mathbf{E},v} = \mathbf{R}_{\mathbf{E},v,max}$ :

$$\mathbf{R}_{v} = \boldsymbol{\chi}_{v,\max} \cdot \mathbf{R}_{\mathrm{E},v,\max}$$
(4.81)

Similarly, if the set of original circuit topology vertices is  $\mathcal{V} = \{A, B, C, ...\}$ , then (4.74) can be rewritten for the specific case when *all* the circuit routing resistor networks are Caterpillar trees:

$$\mathbf{R} = \begin{pmatrix} \mathbf{R}_{A} \\ \mathbf{R}_{B} \\ \mathbf{R}_{C} \\ \vdots \end{pmatrix} = \underbrace{\begin{bmatrix} \chi_{A,\max} & \mathbf{0} & \mathbf{0} & \cdots \\ \mathbf{0} & \chi_{B,\max} & \mathbf{0} & \cdots \\ \mathbf{0} & \mathbf{0} & \chi_{C,\max} & \cdots \\ \vdots & \vdots & \vdots & \ddots \end{bmatrix}}_{\chi_{\max}} \cdot \underbrace{\begin{bmatrix} \mathbf{R}_{E,A,\max} \\ \mathbf{R}_{E,B,\max} \\ \mathbf{R}_{E,C,\max} \\ \vdots \\ \mathbf{R}_{E,\max} \\ \mathbf{R}_{E,$$

In (4.82),  $\chi_{\text{max}}$  is block diagonal and each block has full column rank, therefore  $\chi_{\text{max}}$  also has full column rank. Let  $\chi^+_{\text{max}}$  denote the left inverse of  $\chi_{\text{max}}$ :

$$\mathbf{R}_{\mathbf{E},\max} = \boldsymbol{\chi}_{\max}^{+} \cdot \mathbf{R} = (\boldsymbol{\chi}_{\max}^{T} \cdot \boldsymbol{\chi}_{\max})^{-1} \cdot \boldsymbol{\chi}_{\max}^{T} \cdot \mathbf{R}$$
(4.83)

To transform between general routing resistor trees and Caterpillar trees with corresponding terminals and equal effective resistance between terminals, equations (4.74) and (4.82) are equated, and the inverse in (4.83) is used to find the edge resistances  $\mathbf{R}_{E,max}$  of the Caterpillar tree:

$$\boldsymbol{\chi} \cdot \mathbf{R}_{\mathbf{E}} = \mathbf{R} = \boldsymbol{\chi}_{\max} \cdot \mathbf{R}_{\mathbf{E},\max} \stackrel{(4.83)}{\Longrightarrow} \mathbf{R}_{\mathbf{E},\max} = (\boldsymbol{\chi}_{\max}^{T} \cdot \boldsymbol{\chi}_{\max})^{-1} \cdot \boldsymbol{\chi}_{\max}^{T} \cdot \mathbf{R} \\ = (\boldsymbol{\chi}_{\max}^{T} \cdot \boldsymbol{\chi}_{\max})^{-1} \cdot \boldsymbol{\chi}_{\max}^{T} \cdot \boldsymbol{\chi} \cdot \mathbf{R}_{\mathbf{E}}$$
(4.84)

If, as under Assumption 2, problem (4.69) is solved for  $\{\mathbf{R}_v \in \operatorname{col}(\chi_{v,\max}) | v \in \mathcal{V}\}$  and each routing resistor network is replaced by a Caterpillar tree, then the domain of **R** is restricted to the column space,  $\operatorname{col}(\chi_{\max})$ , of  $\chi_{\max}$ :

$$\begin{bmatrix} t^{\star} \\ \mathbf{R}^{u1} \end{bmatrix} = \underset{t,\mathbf{R}\in\operatorname{col}(\chi_{\max})}{\operatorname{argmin} t}$$
subject to
$$\begin{cases} \mathbf{\hat{c}}_{e}(\mathbf{R}) \succeq \mathbf{\hat{c}}_{e}^{m} \\ -\Delta_{R}^{u} \cdot \mathbf{1}_{N} \preceq \Delta_{\mathbf{R}} \cdot \mathbf{R} \preceq \Delta_{R}^{u} \cdot \mathbf{1}_{N} \\ \mathbf{0} \preceq \mathbf{R} \preceq \mathbf{R}^{u0} \\ \mathbf{R}^{u0} \cdot (1-t) \preceq \mathbf{R} \end{cases}$$
(4.85)

Since  $\chi_{max}$  has full column rank, the linear mapping in (4.82) is injective. By a change of variable, the solution space of (4.85) is written in terms of **R**<sub>E,max</sub>:

$$\begin{bmatrix} t^{\star} \\ \mathbf{R}_{\mathbf{E},\max}^{u_{1}} \end{bmatrix} = \underset{t,\mathbf{R}_{\mathsf{E},\max} \in \mathbb{R}^{\mathsf{R}_{\mathsf{E},\max}}}{\operatorname{argmin} t} \\ \text{subject to} \begin{cases} \hat{\mathbf{c}}_{e} \left( \chi_{\max} \cdot \mathbf{R}_{\mathsf{E},\max} \right) \succeq \hat{\mathbf{c}}_{e}^{m} \\ -\Delta_{R}^{u} \cdot \mathbf{1}_{N} \preceq \Delta_{\mathbf{R}} \cdot \chi_{\max} \cdot \mathbf{R}_{\mathsf{E},\max} \preceq \Delta_{R}^{u} \cdot \mathbf{1}_{N} \\ \mathbf{0} \preceq \chi_{\max} \cdot \mathbf{R}_{\mathsf{E},\max} \preceq \mathbf{R}^{u_{0}} \\ \mathbf{R}^{u_{0}} \cdot (1-t) \preceq \chi_{\max} \cdot \mathbf{R}_{\mathsf{E},\max} \end{cases}$$
(4.86)

75

Using (4.82), the solution to the original problem in (4.85) is  $\mathbf{R}^{u1} = \chi_{\max} \cdot \mathbf{R}^{u1}_{E,\max}$ , while the vector  $\begin{bmatrix} t \\ \mathbf{R}_{E,\max} \end{bmatrix} = \begin{bmatrix} 1 \\ \chi^+_{\max} \cdot \mathbf{R}^0 \end{bmatrix}$  can be used as an initial starting point to solve (4.86).

The post-layout electrical constraint function  $\hat{c}_e(\chi_{max} \cdot \mathbf{R}_{E,max})$  is nonlinear, therefore a nonlinear constrained optimization algorithm is required to solve (4.86). In Section 4.5.5, problem (4.86) is solved using successive linear programming (SLP).

### 4.5.5 Numerical Solution to (4.86) by Successive Linear Programming

There are two reasons for using Successive Linear Programming [GS61] to solve (4.86): Firstly, the residual of a linear approximation to  $\hat{\mathbf{c}}_e(\boldsymbol{\chi}_{\max} \cdot \mathbf{R}_{E,\max})$  is small and only a few SLP iterations are needed, in practice, to find a solution by SLP. Secondly, only first-order derivatives need to be calculated, and the cost of minimization, in terms of the number of DC simulations, can be kept low.

Let  $\tau$  label the SLP steps, such that the initial starting point is denoted by  $\tau = 0$ . To minimize (4.86) by SLP, the constraint  $\hat{\mathbf{c}}_e(\boldsymbol{\chi}_{\max} \cdot \mathbf{R}_{E,\max})$  must be linearized. Let  $\mathbf{R}_{E,\max}^{(\tau)}$  denote the value of  $\mathbf{R}_{E,\max}$  at the beginning of step  $\tau$ ,  $\mathbf{R}_{E,\max}^{(0)} = \boldsymbol{\chi}_{\max}^+ \cdot \mathbf{R}^0$ , and let  $\bar{\mathbf{c}}_e^{(\tau)}(\mathbf{R}_{E,\max})$  denote the linear approximation to  $\hat{\mathbf{c}}_e(\boldsymbol{\chi}_{\max} \cdot \mathbf{R}_{E,\max})$  at  $\mathbf{R}_{E,\max}^{(\tau)}$ :

$$\bar{\mathbf{c}}_{e}^{(\tau)}\left(\mathbf{R}_{\mathrm{E,max}}\right) = \hat{\mathbf{c}}_{e}\left(\boldsymbol{\chi}_{\mathrm{max}} \cdot \mathbf{R}_{\mathrm{E,max}}^{(\tau)}\right) + \mathbf{J}\left(\mathbf{R}_{\mathrm{E,max}}^{(\tau)}\right) \cdot \left(\mathbf{R}_{\mathrm{E,max}} - \mathbf{R}_{\mathrm{E,max}}^{(\tau)}\right);$$

$$\mathbf{J}\left(\mathbf{R}_{\mathrm{E,max}}^{(\tau)}\right) = \frac{\partial \hat{\mathbf{c}}_{e}}{\partial \mathbf{R}_{\mathrm{E,max}}^{T}}\left(\mathbf{R}_{\mathrm{E,max}}^{(\tau)}\right); \quad \tau = 0, 1, 2, \dots$$
(4.87)

where  $J\left(\mathbf{R}_{E,\text{max}}^{(\tau)}\right)$  is the Jacobian matrix of  $\hat{c}_{e}\left(\chi_{\text{max}}\cdot\mathbf{R}_{E,\text{max}}\right)$  evaluated at  $\mathbf{R}_{E,\text{max}}^{(\tau)}$ .

To calculate the Jacobian matrix, the sensitivity of the circuit DC bias point to the resistor values,  $\mathbf{R}_{E,max}$ , must be calculated. The number of node voltages and branch currents for which sensitivity information must be acquired to calculate the Jacobian matrix is smaller than  $|\mathbf{R}_{E,max}|$ , therefore an adjoint sensitivity method can be employed to improve the efficiency of calculation [DR69]. A flavor of the adjoint method is normally supported for sensitivity analysis in most commercial circuit simulators, such as Titan [Inf08]. The linear program to solve in step  $\tau$  of SLP is given below:

$$\begin{bmatrix} \psi^{(\tau+1)} \\ t^{(\tau+1)} \\ \mathbf{R}_{E,\max}^{(\tau+1)} \end{bmatrix} = \underset{\psi,t,\mathbf{R}_{E,\max} \in \mathbb{R}^{\mathbf{R}_{E,\max}} \in \mathbb{R}^{\mathbf{R}_{E,\max}} \\ \psi^{t},\mathbf{R}_{E,\max} \in \mathbb{R}^{\mathbf{R}_{E,\max}} \times \psi \succeq \hat{\mathbf{c}}_{e}^{m} \\ -\Delta_{R}^{(\tau)} (\mathbf{R}_{E,\max}) + \mathbf{1}_{n\hat{\mathbf{c}}e} \cdot \psi \succeq \hat{\mathbf{c}}_{e}^{m} \\ -\Delta_{R}^{u} \cdot \mathbf{1}_{N} \preceq \Delta_{\mathbf{R}} \cdot \boldsymbol{\chi}_{\max} \cdot \mathbf{R}_{E,\max} \preceq \Delta_{R}^{u} \cdot \mathbf{1}_{N} \\ \mathbf{0} \preceq \boldsymbol{\chi}_{\max} \cdot \mathbf{R}_{E,\max} \preceq \mathbf{R}^{u0} \\ \mathbf{R}^{u0} \cdot (1-t) \preceq \boldsymbol{\chi}_{\max} \cdot \mathbf{R}_{E,\max} \\ \mathbf{a} \preceq \mathbf{R}_{E,\max} - \mathbf{R}_{E,\max}^{(\tau)} \preceq \mathbf{b} \\ \psi \ge 0 \end{aligned}$$
(4.88)

Vectors **a** and **b** are move bounds to control the accuracy of the linear approximation to  $\hat{\mathbf{c}}_e$ . The new parameter  $\psi$  is introduced to relax the electrical constraints, thereby it becomes easier to find a feasible solution to the linear program for  $\mathbf{a} \leq \mathbf{R}_{\text{E,max}} - \mathbf{R}_{\text{E,max}}^{(\tau)} \leq \mathbf{b}$  when the starting vector is infeasible. Constants  $w_1$  and  $w_2$  are weights selected to ensure that the minimization of  $\psi$  takes precedence over the minimization of t, for example,  $w_2/w_1 = 10/1$ . Finally,  $\mathbf{1}_{n\hat{\mathbf{c}}e} \in \{1\}^{n\hat{\mathbf{c}}e}$ .

## 4.6 Selection of a Final Layout

Each placement in the vector of placements, **P**, was routed and adjusted for congestion as discussed in Section 4.4, thereby completing the layout synthesis procedure. Placements were also ranked according to how well the geometric specifications are met, as defined by (4.36).

In addition to geometric specifications, specifications are typically set on the electrical performances of the circuit; this is discussed in Section 2.2.2. The electrical behavior of a circuit may change post-layout synthesis; electrical behavior may be sensitive to the layout of each circuit device, as well as differences in circuit placement and routing [Has01, YD09, ESL<sup>+</sup>11]. The effect of folding a CMOS device into multiple fingers was discussed in Section 4.2.1.

The selection of a final layout from list  $\mathbf{P}$  will be made in consideration of both the geometric as well as the electrical performance specifications calculated post-layout synthesis.

Two steps are needed to complete the final selection task: First, a post-layout electrical model is extracted for each layout in **P** and the electrical performances are calculated by numerical simulation. Secondly, layouts are ranked using a scalar cost metric that takes into account both the geometric and electrical specifications. These two steps are detailed in the following two subsections.

### 4.6.1 Post-Layout Circuit Extraction

An electrical circuit model (netlist) is extracted from each layout in **P** using the commercial tool in [Cad05].

In general, the extraction rules are particular to each circuit and to the requirement of the designer, as discussed in Section 3.5.

An example of extraction rules suitable for low frequency circuits can be found in the results chapter under Section 6.2.

### 4.6.2 Scalar Cost Metric Of Performance Specifications

Vectors  $\mathbf{f}_{e}^{u}$  and  $\mathbf{f}_{g}^{u}$  are the respective upper specification bounds on electrical performances,  $\mathbf{f}_{e}$ , and geometric performances,  $\mathbf{f}_{g}$ . Equation (2.35) can be rewritten as (4.89):

$$\underbrace{\stackrel{\text{electrical}}{\underset{\mathbf{f}_{e} \preceq \mathbf{f}_{e}^{u}}{\text{specifications}}} \land \underbrace{\stackrel{\text{geometric}}{\underset{\mathbf{f}_{g} \preceq \mathbf{f}_{g}^{u}}{\text{f}_{g} \preceq \mathbf{f}_{g}^{u}}} (4.89)$$

The electrical performances,  $\mathbf{f}_e$ , are calculated for each layout in **P** by simulating the extracted layout netlist. Post-layout electrical performance is layout dependent. This is denoted by adding a reference to the placement, **p**, used in simulation, such that  $\mathbf{f}_e = \mathbf{f}_e(\mathbf{p})$ . The layout dependent electrical specifications are written as follows:

$$\mathbf{f}_e(\mathbf{p}) \preceq \mathbf{f}_e^u \tag{4.90}$$

Geometric specifications are set on placement area, aspect ratio, width, length, etc. In Section 4.3.4, and without loss of generality, these specifications were transformed into the modified area objective,  $\dot{A}$ , such that for placement **p**:

$$\left(\mathbf{f}_{g} \leq \mathbf{f}_{g}^{u}\right) \iff \left(\dot{A}(\mathbf{p}) = A_{\max}\right); \ \neg \left(\mathbf{f}_{g} \leq \mathbf{f}_{g}^{u}\right) \iff \left(\dot{A}(\mathbf{p}) > A_{\max}\right)$$
(4.91)

If the geometric specifications are unsatisfied, then a placement does not fit into the allotted space on the chip floorplan. Unsatisfied geometric specifications, other than the constraint placed on layout area, are penalized in  $\hat{A}$ .

A scalar exponential cost metric,  $\varphi$ , is defined combining the electrical performance specifications,  $\mathbf{f}_e(\mathbf{p}) \leq \mathbf{f}_e^u$ , and the modified area specification,  $\hat{A}(\mathbf{p}) = A_{\max}$ :

$$\varphi(\mathbf{p}) = exp\left(-\mathbf{w}[0] \cdot \left(A_{\max} - \hat{A}(\mathbf{p})\right)\right) + \sum_{i=1}^{n_{\mathbf{f}e}} exp\left(-\mathbf{w}[i] \cdot \left(\mathbf{f}_e^u[i] - \mathbf{f}_e(\mathbf{p})[i]\right)\right)$$
(4.92)

where  $\mathbf{w} = [\mathbf{w}[0], \mathbf{w}[1], \dots, \mathbf{w}[n_{fe}]]$  is a vector of weights denoting the significance of each performance. Vector  $\mathbf{w}$  is set by the designer prior to layout synthesis to control the tradeoff between performances in the cost metric.

The electrical performances and the modified area are calculated for each layout  $\mathbf{p} \in \mathbf{P}$ ; from these, the value of  $\varphi$  is subsequently calculated. The layout corresponding to the lowest value of  $\varphi$  is selected as the final layout.

To calculate  $\varphi$ , the electrical performances,  $\mathbf{f}_e$ , must be obtained by simulation. This is a costly prospect, as it must be repeated for each layout in **P**. If it is known a priori which electrical performances are sensitive to layout synthesis or changes between placement arrangements, then the cost of final selection can be reduced. Let  $\mathbf{f}_s$  denote the list of layout-sensitive performances in  $\mathbf{f}_e$ , such that  $n_{\mathbf{f}s} = |\mathbf{f}_s|$  and  $n_{\mathbf{f}s} < n_{\mathbf{f}e}$ . Let  $\mathbf{f}_s^u$  denote the corresponding vector of upper specification bounds.

For example, if it is known a priori that common mode rejection ratio (CMRR), power supply rejection ratio (PSRR), and input offset voltage (IOV) are the layout-sensitive performances of a certain operational amplifier topology, then  $n_{fs} = 3$  and  $f_s = [CMRR, PSRR, IOV]$ .

If the layout-sensitive performances are known, then cost metric,  $\varphi$ , can be rewritten as given in (4.93), which is less costly to calculate than (4.92).

$$\varphi(\mathbf{p}) = exp\left(-\mathbf{w}[0] \cdot \left(A_{\max} - \hat{A}(\mathbf{p})\right)\right) + \sum_{i=1}^{n_{\mathbf{f}s}} exp\left(-\mathbf{w}[i] \cdot \left(\mathbf{f}_{s}^{u}[i] - \mathbf{f}_{s}(\mathbf{p})[i]\right)\right)$$
(4.93)

Algorithm-5 details final layout selection in pseudo code.

### Algorithm-5 final-layout-selection

- /1/ **input:** list of layouts, **P**
- /2/ output: final layout,  $p^*$

for  $k = 1, ..., |\mathbf{P}|$  do

$$/3/$$
 **p** = **P**[k]

- /4/ Extract the layout netlist corresponding to layout **p**
- (5) Simulate and calculate the electrical performances,  $\mathbf{f}_s$ , for layout  $\mathbf{p}$

$$/6/ \qquad \varphi(\mathbf{p}) = exp(\mathbf{w}[0] \cdot (\dot{A}(\mathbf{p}) - A_{\max})) + \sum_{i=1}^{n_{fs}} exp(\mathbf{w}[i] \cdot (\mathbf{f}_s(\mathbf{p})[i] - \mathbf{f}_s^u[i]))$$

/7/  $\mathbf{p}^{\star} = \operatorname*{argmin}_{\mathbf{p} \in \mathbf{P}} \varphi(\mathbf{p})$ 

return

# 4.7 Summary

In this chapter, a new flow is presented for the automatic layout synthesis of analog integrated circuits. Each synthesis step is completely constraint-driven, and is performed under consideration of a predefined list of device, placement, and routing constraints. For any vector of design parameter values, the set of layouts that meet the device, placement, and routing constraints is generated. An optimal layout is then selected that best fits the performance specifications. Examples are presented for CMOS devices.

The folding of a large CMOS device into multiple fingers will alter the device electrical behavior and change the electrical performance of the complete circuit. A solution to find the optimal number of fingers for each device is to enumerate every folding possibility, then employ a rectangle packing algorithm to generate all possible circuit placements. The optimal device layouts will be used in optimal circuit placement.

Algorithm-1 is presented for the constrained enumeration of CMOS device layouts. Device layout constraints are used to improve robustness and geometric performance. Multiple CMOS devices can be divided, so that they can be laid out in a common centroid configuration to improve matching. Algorithm-2 is presented in order to find the optimal number of divisions for matching. The common centroid configurations for different analog functional blocks are also discussed.

A new metric, modified area, was defined combining the geometric performances – such as width and length – so as to geometrically rank placements and make meaningful comparisons with electrical performances.

Routing congestion occurs when the margins between devices are too small to properly fit circuit routing with the placed devices. Barring failure to route, congestion will degrade the electrical performances. A procedure is presented to adjust congested placements. The unused space between devices is found using a cheap maze routing algorithm. If the space is very small, then the margins are increased and circuit placement is repeated. The procedure is given in Algorithm-3.

The folding of a CMOS device into fingers will change the device terminal resistance and alter the DC drain current. Circuit routing contributes an additional parasitic resistance. As a result of these effects, the electrical sizing rules may be violated after layout. In Algorithm-4, a procedure is given to rectify violated sizing rules. This is done by setting an upper bound on routing resistance. Principle to this procedure is that DC sensitivity analysis is relatively cheap to perform. The effective resistance between every two vertices in the layout is obtained using a graph representation of circuit routing. The electrical constraints are then parameterized in terms of effective resistance. An optimization problem to find the maximum effective resistance subject to the electrical constraints is set up, then solved by successive linear programming.

# **Chapter 5**

# **Layout-Driven Circuit Sizing**

## 5.1 Introduction

In this chapter, a new procedure is presented to solve the circuit sizing problem described in Section 2.2.2 and formulated in equation (2.39).

The new method combines a deterministic search algorithm derived from the work in [SSGA00, AEG<sup>+</sup>00b, SEGA99] with the new automatic constraint-based layout synthesis flow presented in Chapter 4. When applied to the sizing of a circuit topology, the outcome of the new algorithm is a circuit layout that meets all the geometric constraints and specifications and a corresponding electrical model (netlist) that meets all the electrical constraints and specifications.

The remainder of this chapter is organized as follows. The deterministic search algorithm is reviewed in Section 5.2. The technical steps needed for the amalgamation of the search algorithm and the automatic synthesis flow are summarized in Section 5.3. The differences between layout-driven circuit sizing and traditional circuit sizing – without consideration of layout synthesis – are also drafted. In Sections 5.4 through 5.7, the issues resulting from the numerical evaluation of functions and partial derivatives, as well as layout synthesis, are presented in detail; techniques to handle these issues are also discussed. Computational cost is summated in Section 5.8.

# 5.2 Review of the Search Algorithm Employed in Circuit Sizing

The deterministic search algorithm described in [SSGA00, AEG<sup>+</sup>00b, SEGA99] is used to numerically search for a solution to the circuit sizing problem formulated in (2.39). An iterative approach is undertaken; during each iteration, the circuit sizing problem of (2.39) is reformulated as a constrained scalar minimization problem

of Euclidean distances in the design space. The search algorithm is terminated when all specifications and constraints are met, once no improvement is possible, or once a predefined maximum computational cost is reached.

Let  $\kappa$  denote iteration number and m denote total number of iterations, such that  $\kappa = 0, ..., m-1$ . The solution in the design space,  $\mathcal{D}$ , to the minimization problem in iteration  $\kappa$  is denoted by  $\mathbf{d}^{\kappa+1}$ ; this is used as the starting vector of iteration  $\kappa+1$ . The starting vector,  $\mathbf{d}^0$ , of the first iteration ( $\kappa = 0$ ) is provided as an input to the optimization algorithm. The final solution after m iterations is denoted by  $\mathbf{d}^m$ :

$$\mathbf{d}^{0} \xrightarrow[\text{iteration in}]{} \mathbf{d}^{1} \xrightarrow[\text{iteration 1}]{} \mathbf{d}^{2} \cdots \mathbf{d}^{\kappa} \xrightarrow[\text{iteration in}]{} \mathbf{d}^{\kappa+1} \cdots \mathbf{d}^{m-2} \xrightarrow[\text{iteration in}]{} x^{m-1} \xrightarrow[\text{iteration in}]{} \mathbf{d}^{m-1} \xrightarrow[\text$$

In iteration  $\kappa$ , the linear approximation to the performance function,  $\phi_{f}$ , is constructed at the iteration starting vector,  $\mathbf{d}^{\kappa}$ ; it is denoted by  $\bar{\phi}_{f,\kappa}$ :

$$\bar{\boldsymbol{\phi}}_{\mathbf{f},\kappa}:\mathbb{R}^{n\mathbf{d}}\longrightarrow\mathbb{R}^{n\mathbf{f}}:\mathbf{d}\longmapsto\bar{\mathbf{f}}_{\kappa};\ \bar{\mathbf{f}}_{\kappa}=\mathbf{f}^{\kappa}+\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)\cdot\left(\mathbf{d}-\mathbf{d}^{\kappa}\right)$$
(5.1)

where

$$\mathbf{d}^{\kappa} \stackrel{\boldsymbol{\phi}_{\mathbf{f}}}{\longrightarrow} \mathbf{f}^{\kappa} \tag{5.2}$$

T

and  $J_f(d)$  is the Jacobian matrix of the performance function  $\phi_f$ :

$$\mathbf{J}_{\mathbf{f}}: \mathbb{R}^{n\mathbf{d}} \longrightarrow \mathbb{R}^{n\mathbf{f}} \times \mathbb{R}^{n\mathbf{d}}: \mathbf{d} \longmapsto \frac{\partial \boldsymbol{\phi}_{\mathbf{f}}}{\partial \mathbf{d}^{T}} \left( \mathbf{d} \right)$$
(5.3)

Let *i* denote the *i*-th performance function, such that  $i = 1, ..., n_f$ , and *j* denote the *j*-th design parameter, such that  $j = 1, ..., n_d$ :

$$\mathbf{J}_{\mathbf{f}}(\mathbf{d})[i,j] = \frac{\partial \boldsymbol{\phi}_{\mathbf{f}}[i]}{\partial \mathbf{d}[j]} (\mathbf{d}); \ \mathbf{J}_{\mathbf{f}}(\mathbf{d})[i] = \frac{\partial \boldsymbol{\phi}_{\mathbf{f}}[i]}{\partial \mathbf{d}^{T}} (\mathbf{d})$$
(5.4)

Let **x** denote a pre-image of upper specification bound,  $f^{u}$ , according to  $\bar{\phi}_{f,\kappa}$ :

$$\mathbf{x} \xrightarrow{\boldsymbol{\phi}_{\mathbf{f},\kappa}} \mathbf{f}^{u}; \ \mathbf{f}^{u} \stackrel{(5.1)}{=} \mathbf{f}^{\kappa} + \mathbf{J}_{\mathbf{f}} \left( \mathbf{d}^{\kappa} \right) \cdot \left( \mathbf{x} - \mathbf{d}^{\kappa} \right)$$
 (5.5)

The difference  $(\mathbf{x} - \mathbf{d}^{\kappa})$  is of interest, as it is the step that needs to be taken from  $\mathbf{d}^{\kappa}$  in the design space to fulfill the performance specifications,  $\mathbf{f} \leq \mathbf{f}^{u}$ , post linearization. The unknown variable in equation (5.5) is  $\mathbf{x}$ . Since rank $(\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})) \leq \min(n_{\mathbf{f}}, n_{\mathbf{d}})$ , (5.5) cannot be solved in the general case for a unique value of  $\mathbf{x}$ . In addition, unless  $\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})$  has full row rank, there may be no value of  $\mathbf{x}$  that concurrently solves all rows (individual equations) in (5.5); only an approximate solution to (5.5) is possible.

In consideration of the existence and uniqueness issues stated in the last paragraph, a two step approach is taken in [SSGA00] to determine an approximate solution to (5.5):

First, the Moore-Penrose pseudo inverse of each *individual* row vector in  $\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})$  is calculated; assuming  $||\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i]|| > 0$ :

$$\left(\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)\left[i\right]\right)^{+} = \left(\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)\left[i\right]\right)^{T} \cdot \left(\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)\left[i\right] \cdot \left(\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)\left[i\right]\right)^{T}\right)^{-1} = \frac{\left(\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)\left[i\right]\right)^{T}}{\left|\left|\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)\left[i\right]\right|\right|^{2}}$$
(5.6)

The pseudo inverse is used to obtain the unique minimum length solution of the corresponding row in equation (5.5). Let  $(\mathbf{x}_{\min,i} - \mathbf{d}^{\kappa})$  denote the minimum length solution corresponding to the *i*-th row in equation (5.5):

$$\mathbf{x}_{\min,i} - \mathbf{d}^{\kappa} = (\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i])^{+} \cdot (\mathbf{f}^{u}[i] - \mathbf{f}^{\kappa}[i])$$

$$\stackrel{(5.6)}{=} \underbrace{\left(\frac{\mathbf{f}^{u}[i] - \mathbf{f}^{\kappa}[i]}{||\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i]||\right)}_{\alpha_{\kappa,i} \text{ (scalar value)}} \cdot \underbrace{\left(\frac{\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i]}{||\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i]||\right)}^{T}}_{\text{unit vector}} = \alpha_{\kappa,i} \cdot \left(\frac{\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i]}{||\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i]||}\right)^{T}$$
(5.7)

The minimum length solution is in the direction of steepest ascent or descent of linear function  $\bar{\phi}_{\mathbf{f},\kappa}[i]$ . Scalar value  $\alpha_{\kappa,i}$  denotes the length and direction of  $(\mathbf{x}_{\min,i}-\mathbf{d}^{\kappa})$  along  $\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i]/||\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i]||$ . If  $\alpha_{\kappa,i} < 0$ , then performance value  $\mathbf{f}^{\kappa}[i]$  does not fulfill the *i*-th specification. If  $\alpha_{\kappa,i} \ge 0$ , then  $\mathbf{f}^{\kappa}[i]$  fulfills the *i*-th specification, and the magnitude  $|\alpha_{\kappa,i}| = ||\mathbf{x}_{\min,i} - \mathbf{d}^{\kappa}||$  is a safety margin. The values  $\{\mathbf{x}_{\min,i} | i = 1, \ldots, n_{\mathbf{f}}\}$ , will not be equal in general.

For the second step in the approach of [SSGA00], a single approximate solution is sought to replace the individual exact minimum length solutions. The starting vector,  $\mathbf{f}^{\kappa}$ , is replaced by an approximation,  $\mathbf{f}$ , in the performance space, while the scalar value  $\alpha_{\kappa,i}$  becomes a scalar function of the performance space elements:

$$\alpha_{\kappa,i}(\mathbf{f}) = \frac{\mathbf{f}^{u}[i] - \mathbf{f}[i]}{||\mathbf{J}_{\mathbf{f}}(\mathbf{d}^{\kappa})[i]||}$$
(5.8)

Since  $\mathbf{f} = \boldsymbol{\phi}_{\mathbf{f}}(\mathbf{d})$ , equation (5.8) can be rewritten as a function,  $\beta_{\kappa,i}$ , of the design space elements:

$$\beta_{\kappa,i}\left(\mathbf{d}\right) = \alpha_{\kappa,i}\left(\mathbf{f}\right) = \frac{\mathbf{f}^{\mu}[i] - \boldsymbol{\phi}_{\mathbf{f}}\left(\mathbf{d}\right)[i]}{||\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)[i]||}$$
(5.9)

To find an approximate solution, **d**, in the design space that takes into account all the performances, the functions  $\{\beta_{\kappa,i}(\mathbf{d}) \mid i=1,\ldots,n_f\}$  are combined in a single objective function to be minimized. Priority is given to the fulfillment of the performance specifications, then to the increase in the value of the safety margins [KD95, AGW94, LD89]:

$$\gamma_{\kappa}\left(\mathbf{d}\right) = \sum_{i=1}^{n_{\mathbf{f}}} exp\left(-\beta_{\kappa,i}\left(\mathbf{d}\right)\right)$$
(5.10)

The value to minimize the objective function,  $\gamma_{\kappa}$ , is the approximate solution used to replace the individual solutions  $\{\mathbf{x}_{\min,i} | i=1,\ldots,n_{\mathbf{f}}\}$  in the design space. It is also the final solution,  $\mathbf{d}^{\kappa+1}$ , of iteration,  $\kappa$ :

$$\mathbf{d}^{\kappa+1} = \underset{\mathbf{d}\in\mathcal{D}}{\operatorname{argmin}} \ \gamma_{\kappa}\left(\mathbf{d}\right)$$
(5.11)

Only a solution in the feasible design space,  $\hat{D}$ , is valid:

$$\mathbf{d}^{\kappa+1} = \underset{\mathbf{d}\in\hat{\mathcal{D}}}{\operatorname{argmin}} \ \gamma_{\kappa}\left(\mathbf{d}\right)$$
(5.12)

From (2.28), (5.12) becomes:

$$\mathbf{d}^{\kappa+1} = \underset{\mathbf{d}\in\mathcal{D}}{\operatorname{argmin}} \ \gamma_{\kappa}(\mathbf{d}) \quad \text{subject to} \ \mathbf{c} \succeq \mathbf{c}^{m} \quad \text{where} \ \boldsymbol{\phi}_{\mathbf{c}}(\mathbf{d}) = \mathbf{c}$$
(5.13)

The original circuit sizing problem of (2.39) has been reformulated as the constrained minimization in (5.13) with a scalar objective function.

In [SSGA00], a convex model is constructed to approximate (5.13) at  $\mathbf{d}^{\kappa}$ . The model is minimized within a suitable trust region around  $\mathbf{d}^{\kappa}$ , as discussed below.

The function  $\phi_{\rm f}$  is replaced by the linearization of (5.1) in (5.9) and (5.10):

$$\bar{\boldsymbol{\phi}}_{\mathbf{f},\kappa}\left(\mathbf{d}\right) \stackrel{(5.1)}{=} \mathbf{f}^{\kappa} + \mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right) \cdot \left(\mathbf{d} - \mathbf{d}^{\kappa}\right)$$
(5.14)

$$\bar{\beta}_{\kappa,i}\left(\mathbf{d}\right) \stackrel{(5.9),(5.14)}{=} \frac{\mathbf{f}^{u}[i] - \mathbf{f}^{\kappa}[i]}{||\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)[i]||} - \frac{\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)[i]}{||\mathbf{J}_{\mathbf{f}}\left(\mathbf{d}^{\kappa}\right)[i]||} \cdot \left(\mathbf{d} - \mathbf{d}^{\kappa}\right)$$
(5.15)

$$\bar{\gamma}_{\kappa}\left(\mathbf{d}\right) \stackrel{(5.10),(5.14)}{=} \sum_{i=1}^{n_{\mathbf{f}}} exp\left(-\bar{\beta}_{\kappa,i}\left(\mathbf{d}\right)\right)$$
(5.16)

The linear approximation to the constraint function,  $\phi_c$ , is constructed at the iteration starting vector,  $\mathbf{d}^{\kappa}$ ; it is denoted by  $\bar{\phi}_{c,\kappa}$ :

$$\bar{\boldsymbol{\phi}}_{\mathbf{c},\kappa}:\mathbb{R}^{n\mathbf{d}}\longrightarrow\mathbb{R}^{n\mathbf{c}}:\mathbf{d}\longmapsto\bar{\mathbf{c}}_{\kappa};\ \bar{\mathbf{c}}_{\kappa}=\mathbf{c}^{\kappa}+\mathbf{J}_{\mathbf{c}}\left(\mathbf{d}^{\kappa}\right)\cdot\left(\mathbf{d}-\mathbf{d}^{\kappa}\right)$$
(5.17)

where

$$\mathbf{d}^{\kappa} \xrightarrow{\boldsymbol{\varphi}_{\mathbf{c}}} \mathbf{c}^{\kappa} \tag{5.18}$$

and  $J_{c}(d)$  is the Jacobian matrix of the constraint function  $\phi_{c}$ :

$$\mathbf{J}_{\mathbf{c}}: \mathbb{R}^{n\mathbf{d}} \longrightarrow \mathbb{R}^{n\mathbf{c}} \times \mathbb{R}^{n\mathbf{d}}: \mathbf{d} \longmapsto \frac{\partial \boldsymbol{\phi}_{\mathbf{c}}}{\partial \mathbf{d}^{T}}(\mathbf{d})$$
(5.19)

The approximation model to (5.13) is constructed using (5.16) and (5.17):

$$\mathbf{d}_{\text{model}}^{\kappa+1} = \underset{\mathbf{d}\in\mathcal{D}}{\operatorname{argmin}} \ \bar{\gamma}_{\kappa}\left(\mathbf{d}\right) \quad \text{subject to} \quad \mathbf{c}^{\kappa} + \mathbf{J}_{\mathbf{c}}\left(\mathbf{d}^{\kappa}\right) \cdot \left(\mathbf{d} - \mathbf{d}^{\kappa}\right) \succeq \mathbf{c}^{m}$$
(5.20)

Objective function  $\bar{\gamma}_{\kappa}$  is convex, as the Hessian matrix  $\frac{\partial^2 \bar{\gamma}_{\kappa}}{\partial d \partial d^T}$  is positive semidefinite. Furthermore, the feasible region is defined by a system of linear inequalities and is a convex polyhedron. Therefore (5.20) can be solved to within any degree of precision using a convex programming algorithm [Nes83].

To solve the constrained minimization in (5.13) by a trust region approach using (5.20) as an approximation model, a new term is added to the objective function:

$$\mathbf{d}_{\text{model}}^{\kappa+1,\tau} = \underset{\mathbf{d}\in\mathcal{D}}{\operatorname{argmin}} \quad \bar{\gamma}_{\kappa}^{2}(\mathbf{d}) + \lambda_{\tau} \cdot ||\mathbf{d} - \mathbf{d}^{\kappa}||^{2}$$
  
subject to  $\mathbf{c}^{\kappa} + \mathbf{J}_{\mathbf{c}}(\mathbf{d}^{\kappa}) \cdot (\mathbf{d} - \mathbf{d}^{\kappa}) \succeq \mathbf{c}^{m} \wedge \lambda_{\tau} \ge 0$  (5.21)

The factor  $\lambda_{\tau}$  controls the size of the trust region over which a solution is sought to the problem in (5.13) [Mar63];  $\mathbf{d}_{\text{model}}^{\kappa+1,\tau}$  is the solution corresponding to  $\lambda_{\tau}$ . As  $\lambda_{\tau}$  increases, the size of the trust region decreases and the magnitude of the corresponding parameter correction step,  $||\mathbf{d}_{\text{model}}^{\kappa+1,\tau} - \mathbf{d}^{\kappa}||$ , is reduced.

To select the size of the trust region, a compromise is made between the value of  $\lambda_{\tau}$  and the reduction ratio measured at  $\mathbf{d}^{\kappa+1}$ . The reduction ratio is denoted by  $\rho$  and is defined as follows:

$$\rho = \frac{\text{actual reduction at } \mathbf{d}_{\text{model}}^{\kappa+1,\tau}}{\text{model reduction at } \mathbf{d}_{\text{model}}^{\kappa+1,\tau}} = \frac{\left(\gamma_{\kappa}\left(\mathbf{d}^{\kappa}\right) - \gamma_{\kappa}\left(\mathbf{d}_{\text{model}}^{\kappa+1,\tau}\right)\right)}{\left(\gamma_{\kappa}\left(\mathbf{d}^{\kappa}\right) - \bar{\gamma}_{\kappa}\left(\mathbf{d}_{\text{model}}^{\kappa+1,\tau}\right)\right)}; \ \rho \in (0,1)$$
(5.22)

If  $\rho$  is smaller than a predesignated value, for example  $\rho \leq 1/4$ , then the trust region is decreased in size and a new parameter correction step is taken with  $\lambda_{\tau+1} \geq \lambda_{\tau}$ . Several steps,  $\tau = 1, ..., q_{\kappa}$ , may be necessary to select a suitable trust region. After each step, if  $\phi_{c} \left( \mathbf{d}_{\text{model}}^{\kappa+1,\tau} \right) \prec \mathbf{c}^{m}$ , then a feasible correction step is taken to return to the feasible region.

The final feasible solution to satisfy (5.22), is  $\mathbf{d}_{\text{model}}^{\kappa+1,q_{\kappa}}$  corresponding to  $\lambda_{q_{\kappa}}$ , such that:

$$\underbrace{\mathbf{d}^{\kappa+1}}_{\text{solution to (5.13)}} \leftarrow \mathbf{d}^{\kappa+1,q_{\kappa}}_{\text{model}}$$
(5.23)

# 5.3 Technical Description of the Layout-Driven Circuit Sizing Problem

A summary of the technical steps necessary to evaluate circuit performances and constraints with and without layout synthesis is given in this section. This is based on the description of the circuit sizing problem given in Chapter 2 and the layout synthesis flow of Chapter 4.

A layout-driven circuit sizing problem is then described, which amalgamates the layout synthesis flow of Chapter 4 and the search algorithm of Section 5.2.

Finally, a *traditional* circuit sizing problem that does not employ layout synthesis is described, so that a direct comparison can be made between results of circuit sizing without layout synthesis and with the new layout-driven synthesis flow.

The equations in this summary will be referred to in the subsequent sections of this and the results chapter, so as to simplify the discussion.

The initial problem input consists of a circuit topology, a set of test benches, and a set of electrical and geometric performance specifications to be realized:

initial problem input = 
$$\begin{cases} \mathcal{T}, \{\mathcal{TB}\}, \\ \begin{bmatrix} \mathbf{f}_e \\ \mathbf{f}_g \end{bmatrix} \leq \begin{bmatrix} \mathbf{f}_e^u \\ \mathbf{f}_g^u \end{bmatrix}$$
(5.24)

Design parameters are extracted from the circuit and test bench devices,  $\mathcal{E}$  and  $\mathcal{EB}$  respectively, as done in Section 2.1.3. Electrical and geometric sizing rules are extracted from the circuit topology,  $\mathcal{T}$ , as done in Section 2.1.5:

$$\mathcal{T}, \{\mathcal{TB}\} \longrightarrow \begin{cases} \mathbf{d}_{\text{original}} = \begin{bmatrix} \mathbf{d}_{\mathcal{E}, \text{original}} \\ \mathbf{d}_{\mathcal{EB}, \text{original}} \end{bmatrix}, \\ \mathcal{D}_{\text{original}} = \mathcal{D}_{\mathcal{E}, \text{original}} \times \mathcal{D}_{\mathcal{EB}, \text{original}}, \\ \text{equality constraints,} \\ \mathbf{c}_{g, \text{original}} \succeq \mathbf{c}_{g, \text{original}}^{m}, \\ \mathbf{c}_{e} \succeq \mathbf{c}_{e}^{m} \end{cases}$$
(5.25)

The design parameters are normalized, as given in (2.7), and geometric sizing rules are employed to reduce the dimensions of the circuit design space by variable elimination methods, as given by (2.23) and (2.24):

$$\begin{pmatrix}
\mathbf{d}_{\mathcal{E}, \text{original}}, \mathcal{D}_{\mathcal{E}, \text{original}}, \\
\mathbf{d}_{\mathcal{E}\mathcal{B}, \text{original}}, \mathcal{D}_{\mathcal{E}\mathcal{B}, \text{original}}, \\
\text{equality constraints,} \\
\mathbf{c}_{g, \text{original}} \succeq \mathbf{c}_{g, \text{original}}^{m}
\end{pmatrix} \xrightarrow{\text{elimination}} \begin{pmatrix}
\mathbf{d}_{\mathcal{E}}, \mathcal{D}_{\mathcal{E}}, \\
\mathbf{d}_{\mathcal{E}\mathcal{B}}, \mathcal{D}_{\mathcal{E}\mathcal{B}}, \\
\mathbf{c}_{g} \succeq \mathbf{c}_{g}^{m}
\end{pmatrix}$$
(5.26)

Conversely, given a vector of reduced and normalized design parameters, **d**, the original parameters must be calculated prior to numerical simulation or layout synthesis. This is achieved by calculating the inverse of (5.26):

$$\underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E}} \\ \mathbf{d}_{\mathcal{E}\mathcal{B}} \end{bmatrix}}_{\mathbf{d}} \overset{\text{inverse of}}{\underset{\text{parameter normalization}}{\underset{\text{inverse of}}{\underset{\text{parameter normalization}}}} \underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{original}} \\ \mathbf{d}_{\mathcal{E}\mathcal{B},\text{original}} \end{bmatrix}}_{\mathbf{d}_{\text{original}}}$$
(5.27)

Geometric inequality constraint functions take the form of explicit analytical expressions of the circuit design parameters, while electrical constraints are obtained by circuit DC bias point calculation with a suitable DC test bench:

$$\mathbf{d}_{\mathcal{E}} \xrightarrow{\mathbf{\phi}_{c_g}} \mathbf{c}_g \tag{5.28}$$

$$\mathbf{d} \xrightarrow{(5.27), \mathcal{T}, \mathcal{TB}\text{-DC, DC simulation}} \mathbf{c}_{e}$$
(5.29)

The pre-layout value of the electrical performances is obtained by numerical simulation of the circuit topology, T, connected to the set of test benches {TB}:

$$\mathbf{d} \xrightarrow{\boldsymbol{\phi}_{fe,\text{wos}}} \mathbf{f}_{e,\text{wos}} (\text{pre-layout value})$$
(5.30)

The subscript "wos" – short for "without (layout) synthesis" – is used to indicate a pre-layout value.

To obtain the post-layout value of the electrical performances, the layout synthesis flow of Chapter 4 is executed. The result is a set **P** of layouts corresponding to  $\mathbf{d}_{\mathcal{E}}$ :

$$\mathbf{d}_{\mathcal{E}} \stackrel{(5.27), \text{ layout synthesis}}{\longmapsto} \mathbf{P}$$
(5.31)

A post-layout netlist is extracted for any layout in **P** and simulated in connection to the set of test benches,  $\{TB\}$ , in consideration of the test bench parameters,  $d_{EB}$ . The result is the electrical performances parametrized by placement:

$$\mathbf{d} \xrightarrow{(5.27), \text{ layout synthesis}} (\mathbf{P}, \mathbf{d}_{\mathcal{EB}}) \xrightarrow{\{\mathcal{TB}\}, \text{ netlist extraction} \\ \text{and simulation for } \mathbf{p} \in \mathbf{P}} \mathbf{f}_{e, ws} (\mathbf{p}) \quad (\text{post-layout value}) \quad (5.32)$$

The subscript "ws" – short for "with (layout) synthesis" – is used to indicate a postlayout value.

Geometric performances, typically layout area, aspect ratio, width, and length, require layout synthesis to be calculated. They are independent of the test bench parameters,  $\mathbf{d}_{\mathcal{EB}}$ . The flow of Chapter 4 is also used:

$$\mathbf{d}_{\mathcal{E}} \xrightarrow{(5.27), \text{ layout synthesis}} \mathbf{P} \xrightarrow[\text{for } \mathbf{p} \in \mathbf{P}]{}^{\text{measurement}} \mathbf{f}_{g, ws} (\mathbf{p}) \quad (\text{exact value}) \tag{5.33}$$

In Section 4.3.4, a scalar objective function called modified area,  $\hat{A}$ , was defined that combines multiple geometric specifications in a single scalar and penalizes the deviation beyond geometric specification bounds. Two specific cases were considered. If the geometric specifications are given by (4.26), then  $\hat{A}$  is given by (4.29). If the geometric specifications are given by (4.27), then  $\hat{A}$  is given by (4.33):

$$\mathbf{d}_{\mathcal{E}} \xrightarrow{\boldsymbol{\phi}_{f_{g,\mathrm{WS}}}} \mathbf{f}_{g,\mathrm{ws}}(\mathbf{p}) \xrightarrow{(4.29) \text{ or } (4.33)}} \hat{A}_{\mathrm{ws}}(\mathbf{p}) \tag{5.34}$$

87

An equivalence was shown in (4.30) and (4.34) between the geometric specifications and an inequality applied to  $\hat{A}$ , such that

$$\neg \left(\mathbf{f}_{g}\left(\mathbf{p}\right) \preceq \mathbf{f}_{g}^{u}\right) \stackrel{(4.30) \text{ or } (4.34)}{\longleftrightarrow} \left(\dot{A}\left(\mathbf{p}\right) > A_{\max}\right)$$
(5.35)

From (5.35), a sufficient condition for geometric performance satisfaction is that  $\hat{A}(\mathbf{p}) \leq A_{\text{max}}$ . This condition will be used in lieu of  $\mathbf{f}_g \leq \mathbf{f}_g^u$  when using the search algorithm of Section 5.2.

Without resorting to layout synthesis, a range for circuit area unassociated with any specific placement is derived from the value of the device design parameters by a suitable procedure:

$$\mathbf{d}_{\mathcal{E}} \underbrace{\overset{\boldsymbol{\phi}_{A,\text{wos,min}}}_{(5.27), \text{ estimation procedure}} A_{\text{wos,min}}; \mathbf{d}_{\mathcal{E}} \underbrace{\overset{\boldsymbol{\phi}_{A,\text{wos,max}}}_{(5.27), \text{ estimation procedure}} A_{\text{wos,max}}; (5.36)}_{A_{\text{ws}} \in [A_{\text{wos,min}}, A_{\text{wos,max}}]} \text{ (estimated range)}$$

A value is selected from  $[A_{wos,min}, A_{wos,max}]$  to estimate the modified area objective:

$$\hat{A}_{\text{wos}} = (1 - \rho) \cdot A_{\text{wos,min}} + \rho \cdot A_{\text{wos,max}}; \ \rho \in [0, 1]$$
(5.37)

A procedure to derive the range  $[A_{wos,min}, A_{wos,max}]$  and calculate  $\hat{A}_{wos}$  is given in Appendix A. A procedure to approximate the gradient of  $\hat{A}_{wos}$  is given in Appendix B.

From the discussion of this section, two new circuit sizing problems can be crafted to replace the original circuit sizing problem of (2.39).

In the first problem,  $f_e$  and  $\hat{A}$  are calculated post layout synthesis:

In the second problem,  $f_e$  and  $\dot{A}$  are calculated prior to layout synthesis:

subject to  

$$\mathbf{d}_{\mathcal{E}} \stackrel{\boldsymbol{\phi}_{cg}}{\mapsto} \mathbf{c}_{g} \stackrel{\boldsymbol{\phi}_{ce}}{\mapsto} \mathbf{c}_{e} \stackrel{\boldsymbol{\phi}_{ce}}{\mapsto} \mathbf{c}_{e} \stackrel{\boldsymbol{\phi}_{ce}}{\mapsto} \mathbf{f}_{e,\text{wos}} \mathbf{f}_{e,\text{wos}} \stackrel{\boldsymbol{\phi}_{ce}}{=} \mathbf{f}_{e} \stackrel{\boldsymbol{\phi}_{cg}}{\mapsto} \mathbf{f}_{e,\text{wos}} \stackrel{\boldsymbol{\phi}_{ce}}{=} \mathbf{f}_{e,\text{wos}} \stackrel{\boldsymbol{\phi}_{ce}}{=}$$

In order to compare anecdotal results from real circuit sizing problems, both (5.38) and (5.39) must to be solved for each problem.

## 5.4 Issues in Numerical Function Evaluation

Due to the use of floating point numbers, design parameter values have finite precision, while functions are subject to round-off error.

As shown in Section 5.3, only the geometric inequality constraint functions are described by analytical expressions. Electrical performance and constraint functions are evaluated numerically by circuit simulation; this will add a computational error to their value.

Post-layout evaluation of performances will add a discretization error, furthermore, behavior will also depend on layout geometry. Pre-layout estimation of the modified area objective is given, procedurally, to be within a range of values. It is dependent on the possible layouts of individual devices; this is presented in Appendix A.

The search algorithm of Section 5.2 is gradient-based. It requires the evaluation of the partial derivatives of the circuit performance and constraint functions at the starting vector of each algorithm iteration. In practice, it is not always possible to construct the partial derivative functions analytically or to evaluate them by a direct numerical method, such as the adjoint sensitivity method [DR69]. In such cases, a numerical approximation can be employed to replace the exact value of the partial derivatives.

Here, finite difference functions [Tre96, CM10] are used to approximate the partial derivatives of  $\phi_f$ , and hence the Jacobian matrix  $J_f(d)$  defined in (5.3). A general finite difference approximation to  $J_f(d)$  is expressed as follows:

$$\mathbf{J}_{\mathbf{f}}(\mathbf{d})[i,j] = \frac{\partial \boldsymbol{\phi}_{\mathbf{f}}[i]}{\partial \mathbf{d}[j]} (\mathbf{d}) \approx \frac{1}{h_{i,j}} \cdot \sum_{k=-l}^{r} \mu_{k} \cdot \boldsymbol{\phi}_{\mathbf{f}} \left( \mathbf{d} + k \cdot h_{i,j} \cdot \mathbf{e}_{j} \right) [i];$$

$$i = 1, \dots, n_{\mathbf{f}}; \quad j = 1, \dots, n_{\mathbf{d}}$$
(5.40)

Performances and design parameters are indexed by *i* and *j* respectively,  $h_{i,j}$  is the step size or grid spacing used in approximating the partial derivative indexed by [i, j], [-l, r] is a range of integers corresponding to multiples of  $h_{i,j}$ , and  $[\mu_{-l}, \ldots, \mu_r]$  is a vector of finite difference coefficients. The vector of coefficients must be selected such that the finite difference approximation converges to  $\mathbf{J}_{\mathbf{f}}(\mathbf{d})[i, j]$  as  $h_{i,j} \longrightarrow 0$ . Suitable coefficients can be found algorithmically, for example, by the method in [For98].

The accuracy of a finite difference approximation is limited by truncation error. Pending differentiability class, it is possible to approximate a partial derivative to an arbitrary order of accuracy by increasing the number of terms in (5.40). The tradeoff is with the increase in the number of function evaluations.

Finite difference approximation is also prone to stability problems and round-off error [GMW81]. Numerical function evaluation will contribute a computational error. A decrease in step size,  $h_{i,j}$ , will reduce truncation error and increase the effect of round-off error and computational error.

The selection of an optimal step size and order of accuracy is costly. Here, in order to check the number of function evaluations, partial derivatives are approximated by the first-order forward difference function; while each step size,  $h_{i,j}$ , is fixed by the designer to a small value prior to the initiation of the circuit sizing. Heuristics as well as necessary constraints on the value of  $h_{i,j}$  are pointed out in the subsequent sections of this chapter. By substitution in (5.40), the approximation to  $\phi_f$  by first-order forward difference is given by:

$$\mathbf{J}_{\mathbf{f}}(\mathbf{d})[i,j] \approx \frac{\overbrace{\boldsymbol{\phi}_{\mathbf{f}}\left(\mathbf{d}+h_{i,j}\cdot\mathbf{e}_{j}\right)\left[i\right]}^{\mathbf{f}_{j}\left[i\right]} - \overbrace{\boldsymbol{\phi}_{\mathbf{f}}\left(\mathbf{d}\right)\left[i\right]}^{\mathbf{f}_{e}\left[i\right]}}{h_{i,j}} = \frac{\mathbf{f}_{j}[i] - \mathbf{f}[i]}{h_{i,j}}; \quad (5.41)$$

The partial derivative approximations of the electrical constraint functions,  $\phi_{ce}$ , can be given in a similar manner to (5.40) and (5.41).

With regards to function evaluation and partial derivative approximation, three categories of functions are distinguished in the technical description of Section 5.3. Each category will be handled individually in the following three sections. A suitable estimate to  $J_{Awos}$  is delegated to Appendix B.

### 5.5 Geometric Inequality Constraint Functions

The mapping of geometric inequality constraint functions, represented in (5.28), is an explicit expression of the device design parameters.

The source of error when evaluating geometric constraint functions according to (5.28) is finite precision and round-off error.

The partial derivatives of the geometric constraint functions can be constructed analytically without the need for approximation functions. For example, the partial derivative functions of rule /3/ in Table 2.2 are given by:

$$\frac{\partial}{\partial W_1} \left( W_1 \cdot L_1 \right) = L_1; \quad \frac{\partial}{\partial L_1} \left( W_1 \cdot L_1 \right) = W_1 \tag{5.42}$$

## 5.6 Electrical Performances and Constraints Without Layout Synthesis

The numerical evaluation of electrical constraint functions and pre-layout electrical performance functions is represented by the mappings in (5.29) and (5.30).

The numerical evaluation of functions and partial derivatives will introduce truncation and computational error, in addition to the precision and round-off error caused by the use of floating point numbers.

The following subsections will refer to the electrical performances,  $\mathbf{f}_{e,\text{wos}}$ . Derivations can be applied in a similar manner to the electrical constraints,  $\mathbf{c}_e$ .

### 5.6.1 Truncation Error

For the gradient-based algorithm of Section 5.2, each function is assumed to be continuous and differentiable. More specifically, the Jacobian matrix,  $\mathbf{J}_{fe,wos}(\mathbf{d})$ , must exist at the starting vector,  $\mathbf{d}^{\kappa}$ , of each algorithm iteration,  $\kappa$ . If the partial derivative indexed by [i, j] in  $\mathbf{J}_{fe,wos}(\mathbf{d})$  is replaced by a first-order forward difference approximation, then the second order partial derivative, with respect to the *j*-th design parameter, must be continuous along the line segment from  $\mathbf{d}$  to  $(\mathbf{d} + h_{i,j} \cdot \mathbf{e}_j)$  for the intermediate value theorem to apply and the local truncation error to be bounded:

$$\mathbf{J}_{\mathbf{f}e,\mathrm{wos}}(\mathbf{d})[i,j] - \frac{\mathbf{f}_{e,\mathrm{wos},j}[i] - \mathbf{f}_{e,\mathrm{wos}}[i]}{h_{i,j}} = \frac{R_{\mathbf{f}e,\mathrm{wos},i,j}\left(\mathbf{d}\right)}{h_{i,j}}$$
(5.43)

such that

$$\frac{R_{\mathbf{f}e,\mathrm{wos},i,j}\left(\mathbf{d}\right)}{h_{i,j}} = -\frac{h_{i,j}}{2} \cdot \frac{\partial^{2}\boldsymbol{\phi}_{\mathbf{f}e,\mathrm{wos}}[i]}{\partial^{2}\mathbf{d}[j]} \left(\mathbf{d} + \boldsymbol{\xi} \cdot \mathbf{e}_{j}\right) \quad \text{with} \quad \boldsymbol{\xi} \in \left[0, h_{i,j}\right] \tag{5.44}$$

91

In this case, an upper bound can be derived for the magnitude of truncation error:

$$\frac{|R_{\text{f}e,\text{wos},i,j}(\mathbf{d})|}{h_{i,j}} \leq \frac{h_{i,j}}{2} \cdot \underbrace{\sup_{\boldsymbol{\xi} \in [0,h_{i,j}]} \left| \frac{\partial^2 \boldsymbol{\phi}_{\text{f}e,\text{wos}}[i]}{\partial^2 \mathbf{d}[j]} \left( \mathbf{d} + \boldsymbol{\xi} \cdot \mathbf{e}_j \right) \right|}_{(5.45)}$$

$$\mathbf{J}_{\text{f}e,\text{wos}}(\mathbf{d})[i,j] - \frac{\mathbf{f}_{e,\text{wos},j}[i] - \mathbf{f}_{e,\text{wos}}[i]}{h_{i,j}} \le \frac{h_{i,j}}{2} \cdot M_{e,\text{wos},i,j}(\mathbf{d})$$
(5.46)

### 5.6.2 Computational Error

Numerical simulation is used in the mapping of design parameters to electrical performance values. A computational error will be introduced as a result of numerical simulation. For example, in direct time integration methods [CC96, Wei02], local error can be estimated and controlled, while trapezoidal rule ringing in stiff circuits and the effect of switching between integration methods may contribute an additional error that cannot be reduced by tightening error tolerance limits [Kun95b].

The effect of computational error can be treated in a similar manner to round-off error in classical error analysis. Let the new function  $\phi_{fe,wos}(\mathbf{d})$  represent the function  $\phi_{fe,wos}(\mathbf{d})$  including computational error, and let  $\eta_{fe,wos}(\mathbf{d})$  be the function representing the error:

$$\eta_{\text{f}e,\text{wos}}(\mathbf{d}) = \boldsymbol{\phi}_{\text{f}e,\text{wos}}(\mathbf{d}) - \boldsymbol{\phi}_{\text{f}e,\text{wos}}(\mathbf{d})$$
(5.47)

Let  $\Delta \eta_{fe,wos,i,j}$  be the function representing computational error in the first-order forward difference approximation:

$$\Delta \eta_{fe,\text{wos},i,j}(\mathbf{d}) = \eta_{fe,\text{wos}}(\mathbf{d} + h_{i,j} \cdot \mathbf{e}_j) - \eta_{fe,\text{wos}}(\mathbf{d})$$

$$= \underbrace{\boldsymbol{\phi}_{fe,\text{wos}}(\mathbf{d} + h_{i,j} \cdot \mathbf{e}_j)}_{\mathbf{f}_{e,\text{wos},j}[i]} - \underbrace{\boldsymbol{\phi}_{fe,\text{wos}}(\mathbf{d})}_{\mathbf{f}_{e,\text{wos}}[i]} - \underbrace{\boldsymbol{\phi}_{fe,\text{wos}}(\mathbf{d})}_{\mathbf{f}_{e,\text{wos},j}[i]} + \underbrace{\boldsymbol{\phi}_{fe,\text{wos}}(\mathbf{d})}_{\mathbf{f}_{e,\text{wos}}[i]} = \underbrace{\mathbf{f}_{e,\text{wos},j}[i] - \mathbf{f}_{e,\text{wos}}[i]}_{\mathbf{f}_{e,\text{wos},j}[i]} - \mathbf{f}_{e,\text{wos},j}[i] + \mathbf{f}_{e,\text{wos}}[i]}$$

$$(5.48)$$

From (5.43) and (5.48), truncation and computational error in the first-order forward difference approximation can be represented in a single equation:

$$\mathbf{J}_{\text{f}e,\text{wos}}(\mathbf{d})[i,j] - \frac{\mathbf{f}_{e,\text{wos},j}[i] - \mathbf{f}_{e,\text{wos}}[i]}{h_{i,j}} = \frac{R_{\text{f}e,\text{wos},i,j}(\mathbf{d})}{h_{i,j}} - \frac{\Delta\eta_{\text{f}e,\text{wos},i,j}(\mathbf{d})}{h_{i,j}}$$
(5.49)

As with truncation error, an upper bound is placed on computational error in the first-order forward difference approximation:

$$\left|\Delta\eta_{fe,\text{wos},i,j}\left(\mathbf{d}\right)\right| \leq 2 \underbrace{\sup_{\xi \in [0,h_{i,j}]} \left| \boldsymbol{\phi}_{fe,\text{wos}}\left(\mathbf{d} + \boldsymbol{\xi} \cdot \mathbf{e}_{j}\right)\left[i\right] - \boldsymbol{\phi}_{fe,\text{wos}}\left(\mathbf{d} + \boldsymbol{\xi} \cdot \mathbf{e}_{j}\right)\left[i\right]}_{\left[\xi \in [0,h_{i,j}]\right]} \right|$$
(5.50)

such that

$$\left| \widetilde{\mathbf{f}_{e,\text{wos},j}[i]} - \widetilde{\mathbf{f}_{e,\text{wos}}[i]} - \mathbf{f}_{e,\text{wos},j}[i] + \mathbf{f}_{e,\text{wos}}[i] \right| \le 2N_{e,\text{wos},i,j} \left( \mathbf{d} \right)$$
(5.51)

From (5.46), (5.49) and (5.51):

$$\left| \mathbf{J}_{\mathbf{f}e,\text{wos}}(\mathbf{d})[i,j] - \frac{\widetilde{\mathbf{f}_{e,\text{wos},j}[i]} - \widetilde{\mathbf{f}_{e,\text{wos}}[i]}}{h_{i,j}} \right| \le \frac{h_{i,j}}{2} \cdot M_{e,\text{wos},i,j}\left(\mathbf{d}\right) + \frac{2N_{e,\text{wos},i,j}\left(\mathbf{d}\right)}{h_{i,j}}$$
(5.52)

### 5.6.3 Adjustments to Palliate Truncation and Computational Error

Let vector  $\mathbf{N}_{e,\text{wos}}$  denote the upper bound on the magnitude of computational error in electrical performance values in the feasible design space; using (5.47):

$$\mathbf{N}_{e,\text{wos}}[i] = \sup_{\mathbf{d}\in\mathcal{D}} |\boldsymbol{\eta}_{\text{f}e,\text{wos}}(\mathbf{d})[i]|; \ i = 1,\dots, n_{\text{f}e}$$
(5.53)

Vector  $\mathbf{N}_{e,\text{wos}}$  is a global bound. An estimate  $\hat{\mathbf{N}}_{e,\text{wos}}$  to  $\mathbf{N}_{e,\text{wos}}$  can be manually assigned by the designer according to the accuracy of the numerical simulations needed to calculate each electrical performance. If  $\widetilde{\mathbf{f}}_{e,\text{wos}} = \boldsymbol{\phi}_{\mathbf{f}e,\text{wos}}(\mathbf{d})$ , then:

$$\operatorname{abs}\left(\widetilde{\mathbf{f}_{e,\operatorname{wos}}} - \mathbf{f}_{e,\operatorname{wos}}\right) \preceq \hat{\mathbf{N}}_{e,\operatorname{wos}}$$
 (5.54)

The electrical performance specifications can be adjusted to take into account the effect of computational error in numerical function evaluation:

$$\left\{ \underbrace{\mathbf{f}_{e} \leq \mathbf{f}_{e}^{u}}_{\text{abs}} \left( \underbrace{\mathbf{f}_{e,\text{wos}}}_{e,\text{wos}} - \mathbf{f}_{e,\text{wos}} \right) \stackrel{(5.54)}{\leq} \widehat{\mathbf{N}}_{e,\text{wos}} \right\} \Longrightarrow \underbrace{\underbrace{\mathbf{\hat{N}}_{e,\text{wos}} + \mathbf{f}_{e,\text{wos}}}_{\text{to guarantee } \mathbf{f}_{e} \leq \mathbf{f}_{e}^{u}}_{\text{to guarantee } \mathbf{f}_{e} \leq \mathbf{f}_{e}^{u}}$$
(5.55)

$$\mathbf{f}_{e}^{u} \stackrel{(5.55)}{\longleftrightarrow} \left( \mathbf{f}_{e}^{u} - \hat{\mathbf{N}}_{e,\text{wos}} \right) \text{ (modified specification bound)}$$
(5.56)

When applying the substitution of (5.56) to the numerator in (5.9), the worst-case computational error will be taken into consideration when solving problem (5.13).

When using the search algorithm of Section 5.2, the partial derivatives of  $\phi_{fe}$  are approximated at the starting vector,  $\mathbf{d}^{\kappa}$ , of each iteration,  $\kappa$ , by the first-order forward difference function presented in (5.41).

From (5.52), a decrease in each step size,  $h_{i,i}$ , will increase the computational error in the corresponding approximation and decrease the local truncation error. For a fixed step size, if the value of the difference  $\mathbf{f}_{e,wos,i}[i] - \mathbf{f}_{e,wos}[i]$  in (5.43) is small at  $\mathbf{d}^{\kappa}$  such that it will be dominated by  $R_{fe,wos,i,j}$ , then first-order forward difference can be replaced with a higher order finite difference approximation. A reduction in truncation error, however, is contingent upon the differentiability class of the function within the suitable neighborhood around the value of  $\mathbf{d}^{\kappa}$  in the design space. An increase of order will increase the number of needed function evaluations and the cost of partial derivative approximation by finite difference. Computational error, added in equation (5.49), will also limit the accuracy and absorb the benefit of a high order approximation.

From (5.15), if each difference  $\mathbf{f}_{e,\text{wos},j}[i] - \mathbf{f}_{e,\text{wos}}[i]$ , with  $i \in 1, \dots, n_{\mathbf{f}}$  and  $j \in 1, \dots, n_{\mathbf{d}}$ , has the same sign as  $\mathbf{J}_{fe,wos}(\mathbf{d})[i, j]$ , then each gradient approximation will point in the general direction of improvement in the design space, though the weight of each performance in the objective function (5.16) will change. From (5.49), this is equivalent to the following condition:

$$\operatorname{sign} \left( \mathbf{J}_{fe, \operatorname{wos}}(\mathbf{d})[i, j] \right) = \operatorname{sign} \left( \underbrace{\mathbf{f}_{e, \operatorname{wos}, j}[i] - \mathbf{f}_{e, \operatorname{wos}}[i]}_{h_{i, j}} \right)$$
$$\Longrightarrow \operatorname{sign} \left( \mathbf{J}_{fe, \operatorname{wos}}(\mathbf{d})[i, j] \right) = \tag{5.57}$$
$$\operatorname{sign} \left( \mathbf{J}_{fe, \operatorname{wos}}(\mathbf{d})[i, j] - \left( \frac{R_{fe, \operatorname{wos}, i, j}(\mathbf{d})}{h_{i, j}} - \frac{\Delta \eta_{fe, \operatorname{wos}, i, j}(\mathbf{d})}{h_{i, j}} \right) \right)$$

Only when a gradient direction is small in magnitude relative to the error and opposite in sign will a step be taken outside the general direction of improvement.

It is suggested, here, that truncation error can be considered a useful correction term when added to  $\mathbf{J}_{fe,wos}(\mathbf{d})[i, j]$  so as to produce the first-order forward difference function. The first-order forward difference function gives the average of the partial derivative  $\mathbf{J}_{\mathbf{f}e,\text{wos}}(\mathbf{d})[i, j]$  over the range  $[\mathbf{d}[j], \mathbf{d}[j] + h_{i,j}]$ :

$$\frac{\mathbf{f}_{e,\text{wos},j}[i] - \mathbf{f}_{e,\text{wos}}[i]}{h_{i,j}} = \frac{1}{h_{i,j}} \int_{\tau=0}^{\tau=h_{i,j}} \frac{\partial \boldsymbol{\phi}_{\text{f}e,\text{wos}}[i]}{\partial \mathbf{d}[j]} \left(\mathbf{d} + \tau \cdot \mathbf{e}_{j}\right) d\tau$$
(5.58)

From (5.43) and (5.58):

$$\underbrace{\mathbf{J}_{fe,\text{wos}}(\mathbf{d})[i,j] - \frac{R_{fe,\text{wos},i,j}(\mathbf{d})}{h_{i,j}}}_{\text{partial derivative + truncation error}} = \underbrace{\frac{1}{h_{i,j}} \int_{\tau=0}^{\tau=h_{i,j}} \frac{\partial \boldsymbol{\phi}_{fe,\text{wos}}[i]}{\partial \mathbf{d}[j]} \left(\mathbf{d} + \tau \cdot \mathbf{e}_{j}\right) d\tau}_{(5.59)}$$

partial derivative + truncation error

first-order finite difference approximation

Truncation error compensates for large variations in value over small distances and improves algorithm robustness. The source of large sensitivity may be the real circuit response or may be due to the computational error.

Each each step size,  $h_{i,j}$ , is selected in consideration of the estimated upper bound  $\hat{N}_{e,wos}[i]$  on computational error for the *i*-th performance, so that  $\hat{N}_{e,wos}[i]/h_{i,j}$  is small; and in consideration of the partial derivative  $J_{fe,wos}(\mathbf{d})[i,j]$ , so that it is averaged over small distances in the design space.

For example, if the *j*-th design parameter is the width, *W*, of a CMOS device, such that  $W_{\min} = 0.2\mu m$ , and the *i*-th performance is circuit gain, such that  $\hat{N}_{e,\text{wos}}[i] = 2\text{dB}$ , then the designer may select  $h_{i,j} = 5 \cdot W_{\min}$ .

The estimated upper bound,  $\hat{N}_{e,wos}$ , on computational error will be used to set a lower limit on the approximation to the partial derivatives:

$$\left(\left|\widetilde{\mathbf{f}_{e,\text{wos},j}[i]} - \widetilde{\mathbf{f}_{e,\text{wos}}[i]}\right| < 2\hat{\mathbf{N}}_{e,\text{wos}}\right) \Longrightarrow \left(\mathbf{J}_{fe,\text{wos}}(\mathbf{d})[i,j] \leftarrow 0\right); \qquad (5.60)$$

# 5.7 Performances with Layout-Driven Circuit Sizing

The post-layout evaluation of electrical performances and the modified area objective is represented by the mappings in (5.32) and (5.34) respectively. Prior to numerical evaluation by circuit simulation, a layout is synthesized and a post-layout circuit model is extracted using the synthesis flow described in Chapter 4.

Layout synthesis and model extraction will introduce a discretization error and a placement-specific error, as will be described below. This is in addition to the truncation and computational errors caused by the numerical evaluation of functions and the precision and round-off error caused by the use of floating point numbers.

Insight into the cloaked steps of the layout synthesis flow can be used to improve the first-order forward difference approximations to post-layout partial derivatives.

The following discussion will refer to the electrical performances, denoted by  $\mathbf{f}_e$ , but can be applied in an exact manner to the modified area objective,  $\hat{A}$ .

Without loss of generality, examples using CMOS devices will be presented in this section.

## 5.7.1 Discretization Error

Discretization error is introduced by the layout synthesis flow when continuous device design parameters are mapped to discontinuous layout parameters, as is done in Section 4.2.

For example, the mapping of CMOS design parameters to layout parameters is represented in (4.3), while the discretization of CMOS device width is given by (4.11). The magnitude of discretization error is given by (4.12) and illustrated in Figure 4.4. Device length can be discretized in a similar manner so as to obtain the complete vector of discrete CMOS design parameters:

$$\underbrace{[W,L]}_{\mathbf{d}_{\mathrm{CMOS}}} \stackrel{(4.3)}{\longmapsto} \underbrace{[W_f, L_f, n_f]}_{\lambda_{\mathrm{CMOS}}} \stackrel{(4.11)}{\longmapsto} \underbrace{[W_{\mathrm{discrete}}, L_{\mathrm{discrete}}]}_{\mathbf{d}_{\mathrm{CMOS},\mathrm{discrete}}}$$
(5.61)

The circuit design parameters,  $\mathbf{d}_{\mathcal{E}}$ , are obtained from the device design parameters by renormalization and variable elimination, as represented by (5.26), while the opposite operation is represented by (5.27). By application of (5.27), followed by discretization at the device level, followed by (5.26), the vector of discrete circuit design parameters is obtained:

$$\mathbf{d}_{\mathcal{E}} \stackrel{(5.27)}{\longmapsto} \mathbf{d}_{\mathcal{E}, \text{original}} \stackrel{\text{discretization}}{\longmapsto} \mathbf{d}_{\mathcal{E}, \text{original, discrete}} \stackrel{(5.26)}{\longmapsto} \mathbf{d}_{\mathcal{E}, \text{discrete}}$$
(5.62)

From (5.62), a discrete circuit design space can be defined:

$$\mathcal{D}_{\mathcal{E},\text{discrete}} = \left\{ \mathbf{d}_{\mathcal{E},\text{discrete}} \in \mathcal{D}_{\mathcal{E}} \mid \underset{\mathbf{d}_{\mathcal{E}} \in \mathcal{D}}{\exists} \mathbf{d}_{\mathcal{E}} \stackrel{(5.62)}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{discrete}} \right\}; \quad \mathcal{D}_{\mathcal{E},\text{discrete}} \subset \mathcal{D}_{\mathcal{E}}$$
(5.63)

Without loss of generality, the test bench design parameters,  $\mathbf{d}_{\mathcal{EB}}$ , are assumed, here, to remain continuous. A partially discrete design space can therefore be defined, the diminution "pd" will be used for "partially discrete" in subscripts:

$$\mathcal{D}_{pd} = \mathcal{D}_{\mathcal{E}, discrete} \times \mathcal{D}_{\mathcal{EB}}; \ \mathcal{D}_{pd} \subset \mathcal{D}$$
(5.64)

$$\underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E}} \\ \mathbf{d}_{\mathcal{EB}} \end{bmatrix}}_{\mathbf{d}} \in \mathcal{D} \xrightarrow[(5.62), (5.63)]{(5.63)}} \underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E}, \text{discrete}} \\ \mathbf{d}_{\mathcal{EB}} \end{bmatrix}}_{\mathbf{d}_{pd}} \in \mathcal{D}_{pd}$$
(5.65)

Let  $\mathbf{d}_{\mathcal{E},\text{error}}$  denote the discretization error in the circuit design parameters:

$$\mathbf{d}_{\mathcal{E},\mathrm{error}} = \mathbf{d}_{\mathcal{E},\mathrm{discrete}} - \mathbf{d}_{\mathcal{E}}$$
(5.66)

$$\underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{discrete}} \\ \mathbf{d}_{\mathcal{E}\mathcal{B}} \end{bmatrix}}_{\mathbf{d}_{\text{pd}}} \stackrel{(5.66)}{=} \underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E}} \\ \mathbf{d}_{\mathcal{E}\mathcal{B}} \end{bmatrix}}_{\mathbf{d}} + \begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{error}} \\ \mathbf{0} \end{bmatrix} = \mathbf{d} + \begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{error}} \\ \mathbf{0} \end{bmatrix}$$
(5.67)

In Section 4.2.1, an upper bound was placed on the magnitude of discretization error in each design parameter during device layout synthesis. This was exemplified in (4.13) for CMOS device width. At the circuit level, the upper bound on error can be represented by a vector  $\mathbf{d}_{\mathcal{E},\text{error-max}}$ , such that:

$$\operatorname{abs}(\mathbf{d}_{\mathcal{E},\operatorname{error}}) \preceq \mathbf{d}_{\mathcal{E},\operatorname{error-max}}$$
 (5.68)

Let  $\mathbf{f}_{e,\text{error,wos}}$  denote the change in the value of the electrical performance vector due to discretization error in the circuit design parameters; using (5.30):

$$\mathbf{f}_{e,\text{pd,wos}} = \boldsymbol{\phi}_{\text{f}e,\text{wos}} \left( \mathbf{d}_{\text{pd}} \right) \stackrel{(5.67)}{=} \boldsymbol{\phi}_{\text{f}e,\text{wos}} \left( \mathbf{d} + \begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{error}} \\ \mathbf{0} \end{bmatrix} \right)$$
(5.69)

$$\mathbf{f}_{e,\text{error,wos}} = \mathbf{f}_{e,\text{pd,wos}} - \mathbf{f}_{e\text{wos}} \stackrel{(5.69)}{=} \boldsymbol{\phi}_{fe,\text{wos}} \left( \mathbf{d}_{\text{pd}} \right) - \boldsymbol{\phi}_{fe,\text{wos}} \left( \mathbf{d} \right)$$
(5.70)

Using (5.68), an upper bound can be derived for  $\mathbf{f}_{e,\text{error,wos}}$ ; for  $i = 1, \dots, n_{fe}$ :

$$|\mathbf{f}_{e,\text{error,wos}}[i]| \leq \underbrace{\sup_{abs(\mathbf{d}_{\mathcal{E},\text{error}}) \leq \mathbf{d}_{\mathcal{E},\text{error-max}}}^{Q_{\text{wos}}} \left| \boldsymbol{\phi}_{fe,\text{wos}} \left( \mathbf{d} + \begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{error}} \\ \mathbf{0} \end{bmatrix} \right) [i] - \boldsymbol{\phi}_{fe,\text{wos}} \left( \mathbf{d} \right) [i]} \right|$$
(5.71)

### 5.7.2 Placement Dependency

As discussed in Section 4.2, the mapping between device design and layout parameters is not unique. From the possible device layout variants generated for a value of  $d_{\mathcal{E}}$ , a set **P** of apposite circuit placements is enumerated and routed. This is represented by the mapping in (5.31). As a consequence, the discretization of design parameters is placement dependent. It is convenient to note this dependence by a parametrization of the discrete circuit design parameters by placement **p**  $\in$  **P**:

$$d_{\mathcal{E}} \xrightarrow{(5.27), \text{ layout synthesis}} P \xrightarrow[\text{for } p \in P]{} d_{\mathcal{E}, \text{original, discrete}} (p) \xrightarrow{(5.26)} d_{\mathcal{E}, \text{discrete}} (p) \tag{5.72}$$

$$d_{\mathcal{E},\text{error}}\left(p\right) = d_{\mathcal{E},\text{discrete}}\left(p\right) - d_{\mathcal{E}} \tag{5.73}$$

$$\underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{discrete}}\left(\mathbf{p}\right)\\ \mathbf{d}_{\mathcal{E}\mathcal{B}}\\ \mathbf{d}_{pd}\left(\mathbf{p}\right) \end{bmatrix}}_{\mathbf{d}_{pd}\left(\mathbf{p}\right)} \stackrel{(5.73)}{=} \underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E}}\\ \mathbf{d}_{\mathcal{E}\mathcal{B}}\\ \mathbf{d}\\ \mathbf{d}\\$$

The change in the value of the electrical performances due to design parameter discretization for a placement **p** is denoted by  $\mathbf{f}_{e,\text{error,wos}}(\mathbf{p})$ ; using (5.30):

$$\mathbf{f}_{e,\text{pd,wos}}\left(\mathbf{p}\right) \stackrel{(5.74)}{=} \boldsymbol{\phi}_{fe,\text{wos}}\left(\mathbf{d}_{\text{pd}}\left(\mathbf{p}\right)\right) = \boldsymbol{\phi}_{fe,\text{wos}}\left(\mathbf{d} + \begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{error}}\left(\mathbf{p}\right) \\ \mathbf{0} \end{bmatrix}\right)$$
(5.75)

$$\mathbf{f}_{e,\text{error,wos}}\left(\mathbf{p}\right) \stackrel{(5.75)}{=} \boldsymbol{\phi}_{fe,\text{wos}}\left(\mathbf{d}_{\text{pd}}\left(\mathbf{p}\right)\right) - \boldsymbol{\phi}_{fe,\text{wos}}\left(\mathbf{d}\right)$$
(5.76)

The change in the value of the electrical performances due to design parameter discretization for a placement **p**, *as well as* layout parasitic devices is denoted by  $f_{e,error,ws}(\mathbf{p})$ ; using (5.32):

$$\mathbf{f}_{e,\mathrm{pd},\mathrm{ws}}\left(\mathbf{p}\right) \stackrel{(5.74)}{=} \boldsymbol{\phi}_{fe,\mathrm{ws}}\left(\mathbf{d}_{\mathrm{pd}}\left(\mathbf{p}\right)\right) = \boldsymbol{\phi}_{fe,\mathrm{ws}}\left(\mathbf{d} + \begin{bmatrix} \mathbf{d}_{\mathcal{E},\mathrm{error}}\left(\mathbf{p}\right) \\ \mathbf{0} \end{bmatrix}\right)$$
(5.77)

97

$$\mathbf{f}_{e,\text{error,ws}}\left(\mathbf{p}\right) \stackrel{(5.77)}{=} \boldsymbol{\phi}_{\mathbf{f}e,\text{ws}}\left(\mathbf{d}_{\text{pd}}\left(\mathbf{p}\right)\right) - \boldsymbol{\phi}_{\mathbf{f}e,\text{wos}}\left(\mathbf{d}\right)$$
(5.78)

The change in the value of the electrical performances for a placement **p** *due uniquely to* layout parasitic devices is denoted by  $\mathbf{f}_{e,\text{error},\Delta}(\mathbf{p})$ :

$$\mathbf{f}_{e,\mathrm{error},\Delta}\left(\mathbf{p}\right) \stackrel{(5.76)}{=} \mathbf{f}_{e,\mathrm{error},\mathrm{ws}}\left(\mathbf{p}\right) - \mathbf{f}_{e,\mathrm{error},\mathrm{wos}}\left(\mathbf{p}\right)$$
(5.79)

Without layout synthesis, the value of  $\mathbf{f}_{e,\text{error,wos}}(\mathbf{p})$  is bounded by (5.71), since


$$abs(\mathbf{d}_{\mathcal{E},error}(\mathbf{p})) \preceq \mathbf{d}_{\mathcal{E},error-max}$$
 for all  $\mathbf{p} \in \mathbf{P}$  (5.80)

so that for  $i = 1, \ldots, n_{fe}$ :

$$|\mathbf{f}_{e,\text{error,wos}}\left(\mathbf{p}\right)[i]| \leq \underbrace{Q_{\text{wos}}\left(\mathbf{d}\right)[i]}_{(5.71)}$$
(5.81)

With layout synthesis, the elements of  $f_{e,error,ws}(\mathbf{p})$  are unbounded. This is because the change in device location in the placement, the differences in routing, and other layout specific attributes are hidden and unaccounted for when mapping from the design to the performance space using the layout synthesis flow of Chapter 4.

In practical circuit examples, the unbounded error,  $\mathbf{f}_{e,\text{error,ws}}(\mathbf{p})[i]$ , can dominate the pre-layout performance value,  $\mathbf{f}_{e,\text{wos}}[i]$ , if the *i*-th performance is layout-sensitive. More specifically, the error,  $\mathbf{f}_{e,\text{error},\Delta}(\mathbf{p})[i]$ , uniquely due to layout parasitic devices, dominates over the bounded discretization error,  $\mathbf{f}_{e,\text{error,wos}}(\mathbf{p})[i]$ .



**Figure 5.1:** The effect of circuit design parameter discretization and layout synthesis on the value of the power supply rejection ratio (PSRR) of an operational amplifier is illustrated.

A practical illustration of error is given in Figure 5.1. First, the power supply rejection ratio (PSRR) of an operational amplifier is calculated by circuit simulation for

a value of  $\mathbf{d}^T = [\mathbf{d}_{\mathcal{E}}^T; \mathbf{d}_{\mathcal{EB}}^T]$  in the feasible design space. Secondly, the layout synthesis flow of Chapter 4 is called; for this example, the set of layouts produced by the flow is  $\mathbf{P} = {\mathbf{p}^1, \dots, \mathbf{p}^6}$ . Thirdly, for the layouts in  $\mathbf{P}$ , the corresponding discretized circuit design parameter vectors,  ${\mathbf{d}_{\mathcal{E},\text{discrete}}(\mathbf{p}^i) | i = 1, \dots, 6}$ , are calculated as described in (5.72). Fourthly, PSRR is calculated for the discretized circuit design parameter vectors with and without layout synthesis; this corresponds to the use of equations (5.75) and (5.77) respectively. The amount of post-layout error in PSRR is relatively large and reached 14% for  $\mathbf{p}^3$ . This will affect gradient direction and step size calculation during the use of a search algorithm.

#### 5.7.3 Solution Selection in the Design Space Under Consideration of Discretization and Placement Error

It is recalled that during iteration,  $\kappa$ , of the search algorithm, and in each subiteration,  $\tau = 1, ..., q_{\kappa}$ , problem (5.21) is solved in the continuous design space,  $\mathcal{D}$ , to obtain  $\mathbf{d}_{\text{model}}^{\kappa+1,\tau}$ . The solution  $\mathbf{d}^{\kappa+1}$  to problem (5.13) – also the starting vector of iteration ( $\kappa$ +1) – is approximated, such that  $\mathbf{d}^{\kappa+1} \approx \mathbf{d}_{\text{model}}^{\kappa+1,q_{\kappa}}$ .

Computational error in function evaluation at  $\mathbf{d}^{\kappa+1,\tau}$  is taken into consideration as done in (5.56) for the case of traditional circuit sizing without layout synthesis.

Post layout synthesis, the subspace  $\mathcal{D}_{\mathcal{E}}$  of  $\mathcal{D}$  is discretized according to (5.63). As a consequence, the solution to (5.13) must be selected from the partially discrete design space,  $\mathcal{D}_{pd}$ . A four step approach is taken, here, to select a discrete solution.


First, in each sub-iteration,  $\tau$ , problem (5.21) is solved in the continuous design space to obtain  $\mathbf{d}_{\text{model}}^{\kappa+1,\tau}$ . The feasible correction step is then applied, if necessary, in order to ensure the satisfaction of the inequality constraints.

Secondly, the solution is discretized by calling the layout synthesis flow of Chapter 4 with input  $\mathbf{d}_{\text{model}}^{\kappa+1,\tau}$  to determine the set of valid circuit placements. The best final placement, as determined in Section 4.6, is left to the third step coming forthwith.

Let  $\mathbf{P}_{\kappa,\tau}$  denote the set of valid circuit placements corresponding to  $\mathbf{d}_{\text{model}}^{\kappa+1,\tau}$ . For each placement  $\mathbf{p}_{\kappa,\tau}$  in  $\mathbf{P}_{\kappa,\tau}$ , the placement-dependent circuit design parameter vector  $\mathbf{d}_{\mathcal{E},\text{model},\text{discrete}}(\mathbf{p}_{\kappa,\tau})$  is obtained by applying (5.72):

$$\begin{array}{ccc} \mathbf{d}_{\mathcal{E},\text{model}}^{\kappa+1,\tau} & \stackrel{(5.27), \text{ layout synthesis}}{\longmapsto} & \mathbf{P}_{\kappa,\tau} \\ & & \text{discretization} \int \text{ for } \mathbf{p}_{\kappa,\tau} \in \mathbf{P}_{\kappa,\tau} \\ \mathbf{d}_{\mathcal{E},\text{model,discrete}}\left(\mathbf{p}_{\kappa,\tau}\right) & \stackrel{(5.26)}{\longleftarrow} & \mathbf{d}_{\mathcal{E},\text{model,original,discrete}}\left(\mathbf{p}_{\kappa,\tau}\right) \end{array}$$
(5.82)

The stages of the mapping in (5.82) are illustrated in Figure 5.2.



**Figure 5.2:** Illustration of the mapping in (5.82). The layout synthesis flow of Chapter 4 is used to generate the set of placements  $\mathbf{P}_{\kappa,\tau} = \{\mathbf{p}_{\kappa,\tau}^1, \mathbf{p}_{\kappa,\tau}^2, \mathbf{p}_{\kappa,\tau}^3\}$ ; from  $\mathbf{P}_{\kappa,\tau}$ , a set of discrete placement-dependent circuit design parameter values are extracted.

The partially discrete solution is then constructed by adding the test bench design parameters:

$$\mathbf{d}_{\text{model,pd}}^{\kappa+1,\tau}(\mathbf{p}_{\kappa,\tau}) = \begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{model,discrete}}(\mathbf{p}_{\kappa,\tau}) \\ \mathbf{d}_{\mathcal{E}\mathcal{B},\text{model}}^{\kappa+1,\tau} \end{bmatrix};$$

$$\mathbf{d}_{\text{model,pd}}^{\kappa+1,\tau}(\mathbf{p}_{\kappa,\tau}) \in \mathcal{D}_{\text{pd}}; \ \mathbf{p}_{\kappa,\tau} \in \mathbf{P}_{\kappa,\tau}$$
(5.83)

Thirdly, a *best* placement, denoted by  $\mathbf{p}_{\kappa,\tau}^{\star}$ , is selected from  $\mathbf{P}_{\kappa,\tau}$ , and the continuous solution  $\mathbf{d}_{\text{model}}^{\kappa+1,\tau}$  is replaced by  $\mathbf{d}_{\text{model,pd}}^{\kappa+1,\tau}(\mathbf{p}_{\kappa,\tau}^{\star})$  as the *partially discrete* solution. The selection of  $\mathbf{p}_{\kappa,\tau}^{\star}$  is accomplished by looking at the performance values, as follows.

Using (5.77), the electrical performance values corresponding to  $\mathbf{p}_{\kappa,\tau} \in \mathbf{P}_{\kappa,\tau}$  are calculated using the post-layout circuit:

$$\mathbf{f}_{e,\mathrm{pd},\mathrm{ws}}\left(\mathbf{p}_{\kappa,\tau}\right) \stackrel{(5.77)}{=} \boldsymbol{\phi}_{\mathbf{f}e,\mathrm{ws}}\left(\mathbf{d}_{\mathrm{model},\mathrm{pd}}^{\kappa+1,\tau}\left(\mathbf{p}_{\kappa,\tau}\right)\right)$$
(5.84)

The difference between the placement-dependent electrical performance values  $\{\mathbf{f}_{e,pd,ws} (\mathbf{p}_{\kappa,\tau}) | \mathbf{p}_{\kappa,\tau} \in \mathbf{P}_{\kappa,\tau}\}$  is due to discretization and placement-dependent error.

The objective function,  $\gamma_{\kappa}$ , of the search algorithm, defined in (5.10), is a function of the performances, and is minimized in problem (5.13). The best placement  $\mathbf{p}_{\kappa,\tau}^{\star}$  is, therefore, selected from  $\mathbf{P}_{\kappa,\tau}$  so as to minimize  $\gamma_{\kappa}$ :

$$\mathbf{p}_{\kappa,\tau}^{\star} = \underset{\mathbf{p}_{\kappa,\tau} \in \mathbf{P}_{\kappa,\tau}}{\operatorname{argmin}} \left[ \gamma_{\kappa} \left( \mathbf{d}_{\text{model,pd}}^{\kappa+1,\tau} \left( \mathbf{p}_{\kappa,\tau} \right) \right) \right] \\ \stackrel{(5.9)}{=} \underset{\mathbf{p}_{\kappa,\tau} \in \mathbf{P}_{\kappa,\tau}}{\operatorname{argmin}} \left[ exp \left( -\frac{A_{\max} - \hat{A}_{\text{ws}} \left( \mathbf{p}_{\kappa,\tau} \right)}{||\mathbf{J}_{\hat{A},\text{ws}} \left( \mathbf{d}^{\kappa} \right) ||} \right) + \sum_{i=1}^{n_{\text{f}}} exp \left( -\frac{\mathbf{f}^{u}[i] - \mathbf{f}_{e,\text{pd,ws}} \left( \mathbf{p}_{\kappa,\tau} \right) [i]}{||\mathbf{J}_{\text{fe,ws}} \left( \mathbf{d}^{\kappa} \right) [i]|} \right) \right]$$
(5.85)

This can be conveniently accomplished using the scalar cost metric  $\varphi$  suggested in Section 4.6 and used to select the final placement in the layout synthesis flow. To exactly match the expressions for  $\gamma_{\kappa}$  and  $\varphi$ , the weight vector **w** in (4.92) is set as follows at the starting point of each algorithm iteration,  $\kappa$ :

$$\mathbf{w}[i] = \frac{1}{||\mathbf{J}_{f_{\ell,\text{ws}}}(\mathbf{d}^{\kappa})[i]||}; \quad i = 1, \dots, n_{f_{\ell}}$$
  
$$\mathbf{w}[0] = \frac{1}{||\mathbf{J}_{\hat{A},\text{ws}}(\mathbf{d}^{\kappa})||} \quad \text{(for modified area, } \hat{A}\text{)}$$
(5.86)

The Jacobian  $J_{f_{\ell,ws}}(\mathbf{d}^{\kappa})$  and the gradient  $J_{\hat{A},ws}(\mathbf{d}^{\kappa})$  are derived in Section 5.7.4.

Since  $\mathbf{d}_{\text{model}}^{\kappa+1,\tau}$  is replaced by  $\mathbf{d}_{\text{model,pd}}^{\kappa+1,\tau}(\mathbf{p}_{\kappa,\tau}^{\star})$  as the partially discrete subproblem solution, it is also used in lieu of  $\mathbf{d}_{\text{model}}^{\kappa+1,\tau}$  in the reduction ratio defined in (5.22) and used to select the size of the trust region:

$$\rho = \frac{\left(\gamma_{\kappa}\left(\mathbf{d}^{\kappa}\right) - \gamma_{\kappa}\left(\mathbf{d}^{\kappa+1,\tau}_{\text{model,pd}}\left(\mathbf{p}^{\star}_{\kappa,\tau}\right)\right)\right)}{\left(\gamma_{\kappa}\left(\mathbf{d}^{\kappa}\right) - \bar{\gamma}_{\kappa}\left(\mathbf{d}^{\kappa+1,\tau}_{\text{model,pd}}\left(\mathbf{p}^{\star}_{\kappa,\tau}\right)\right)\right)}; \ \rho \in (0,1)$$
(5.87)

The geometric constraints,  $\mathbf{c}_g \succeq \mathbf{c}_g^m$ , are satisfied by layout construction. Post-layout satisfaction of the DC electrical constraints,  $\mathbf{c}_e \succeq \mathbf{c}_e^m$ , was ensured during synthesis by the procedure in Section 4.5.2. Therefore, if  $\boldsymbol{\phi}_{\mathbf{c}} \left( \mathbf{d}_{\text{model}}^{\kappa+1,\tau} \right) \succeq \mathbf{c}^m$ , then the constraints are also satisfied post layout synthesis.

Fourthly, after the  $q_{\kappa}$  sub-iterations are completed and condition (5.87) is satisfied, the solution to (5.13), which is the starting vector of iteration  $\kappa$ +1, is assigned the discrete placement-dependent value:

$$\mathbf{d}^{\kappa+1} \longleftarrow \mathbf{d}_{\text{model},\text{pd}}^{\kappa+1,q_{\kappa}} \left( \mathbf{p}_{\kappa,q_{\kappa}}^{\star} \right); \ \mathbf{p}_{\kappa,q_{\kappa}}^{\star} \in \mathbf{P}_{\kappa,q_{\kappa}}; \ \mathbf{d}^{\kappa+1} \in \mathcal{D}_{\text{pd}}$$
(5.88)

Finally, it is noted here that the initial starting vector  $\mathbf{d}^0$  (for  $\kappa = 0$ ) is discretized in a similar manner using the layout synthesis flow, however the weight vector  $\mathbf{w}$  used in the selection of the initial best placement is set by the designer directly. Let  $\mathbf{p}_{-1,-1}^{\star}$  be the best placement for the initial continuous starting vector  $\mathbf{d}^0$ :

$$\mathbf{d}^{0} \stackrel{\text{reassigned}}{\longleftarrow} \mathbf{d}^{0}_{\mathrm{pd}} \left( \mathbf{p}^{\star}_{-1,-1} \right)$$
(5.89)

## 5.7.4 Partial Derivative Calculation Under Consideration of Discretization and Placement Error

In the search algorithm of Section 5.2, the performance partial derivatives are approximated at the starting vector,  $\mathbf{d}^{\kappa}$ , of each iteration,  $\kappa$ .

By (5.88), the starting vector,  $\mathbf{d}^{\kappa}$ , of iteration  $\kappa$  is set to  $\mathbf{d}_{\text{model,pd}}^{\kappa,q_{\kappa-1}}\left(\mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\star}\right)$  and is already in the partially discrete design space,  $\mathcal{D}_{\text{pd}}$ . The value  $\boldsymbol{\phi}_{\mathbf{f}e,\text{ws}}(\mathbf{d}^{\kappa})$  has already been calculated in iteration  $\kappa-1$  while selecting  $\mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\star}$  in (5.85).

If the first-order forward difference approximation is used, as described in (5.41), then the approximation to  $\mathbf{J}_{fe,ws}(\mathbf{d}^{\kappa})[i,j]$  – the partial derivative of the *i*-th electrical performance to the *j*-th design parameter – requires a new vector  $(\mathbf{d}^{\kappa}+h_{i,j} \cdot \mathbf{e}_j)$  to be chosen in the design space and  $\boldsymbol{\phi}_{fe,ws}(\mathbf{d}^{\kappa}+h_{i,j} \cdot \mathbf{e}_j)[i]$  to be calculated.

There are several approaches to complete the partial difference approximation with respect to the circuit design parameters. The main difference between approaches depends on whether or not layout synthesis is repeated at  $(\mathbf{d}^{\kappa} + h_{i,j} \cdot \mathbf{e}_j)$ , so that discretization error and placement dependency are accounted for in performance evaluation. Layout synthesis is computationally costly. In the approach described below, layout synthesis is used in partial derivative approximation, such that a total of  $\mathbf{n}_{\mathbf{d}\mathcal{E}}$  calls are made to the synthesis flow of Chapter 4.

Let it be assumed that the step lengths are equal for all performance functions:

$$h_{-,j} = h_{1,j} = \dots = h_{i,j} = \dots = h_{\mathbf{n}_{fe},j} \tag{5.90}$$

It will be shown later that this assumption reduces the number of needed calls to the layout synthesis flow from  $(n_{fe} \cdot n_{d\mathcal{E}})$  to  $n_{d\mathcal{E}}$ .

By (5.90), the new vectors  $(\mathbf{d}^{\kappa} + h_{i,j} \cdot \mathbf{e}_j)$  taken for first-order forward difference are independent of performance index, *i*. Vector  $\mathbf{d}^{\kappa,j}$  is now defined as follows:

$$\mathbf{d}^{\kappa,j} = \mathbf{d}^{\kappa} + h_{-,j} \cdot \mathbf{e}_j \tag{5.91}$$

Let  $\mathbf{P}_{\kappa,j}$  denote the set of circuit placements corresponding to  $\mathbf{d}^{\kappa,j}$ . For each placement  $\mathbf{p}_{\kappa,j}$  in  $\mathbf{P}_{\kappa,j}$ , the placement-dependent circuit design parameter vector  $\mathbf{d}_{\mathcal{E},\text{discrete}}(\mathbf{p}_{\kappa,j})$  is obtained by applying (5.72):

$$\begin{aligned} \mathbf{d}_{\mathcal{E}}^{\kappa,j} & \stackrel{(5.27), \text{ layout synthesis}}{\longmapsto} & \mathbf{P}_{\kappa,j} \\ & \text{discretization} \int \text{ for } \mathbf{p}_{\kappa,j} \in \mathbf{P}_{\kappa,j} \\ \mathbf{d}_{\mathcal{E},\text{discrete}} \left( \mathbf{p}_{\kappa,j} \right) & \stackrel{(5.26)}{\longleftarrow} & \mathbf{d}_{\mathcal{E},\text{original,discrete}} \left( \mathbf{p}_{\kappa,j} \right) \end{aligned}$$
(5.92)

The complete discrete solution is then constructed:

$$\mathbf{d}_{\mathrm{pd}}^{\kappa,j}\left(\mathbf{p}_{\kappa,j}\right) = \begin{bmatrix} \mathbf{d}_{\mathcal{E},\mathrm{discrete}}\left(\mathbf{p}_{\kappa,j}\right) \\ \mathbf{d}_{\mathcal{E}\mathcal{B}}^{\kappa,j} \end{bmatrix};$$

$$\mathbf{d}_{\mathrm{pd}}^{\kappa,j}\left(\mathbf{p}_{\kappa,j}\right) \in \mathcal{D}_{\mathrm{pd}}; \ \mathbf{p}_{\kappa,j} \in \mathbf{P}_{\kappa,j}$$
(5.93)

Using (5.74), the discretization error  $\mathbf{d}_{\mathcal{E},\text{error}}(\mathbf{p}_{\kappa,j})$  is given implicitly by:

$$\underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{discrete}} \left( \mathbf{p}_{\kappa,j} \right) \\ \mathbf{d}_{\mathcal{E}\mathcal{B}}^{\kappa,j} \\ \mathbf{d}_{\text{pd}}^{\kappa,j} \left( \mathbf{p}_{\kappa,j} \right) \end{bmatrix}^{(5.73)} = \underbrace{\begin{bmatrix} \mathbf{d}_{\mathcal{E}}^{\kappa,j} \\ \mathbf{d}_{\mathcal{E}\mathcal{B}}^{\kappa,j} \end{bmatrix}}_{\mathbf{d}_{\mathcal{E}\mathcal{B}}^{\kappa,j}} + \begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{error}} \left( \mathbf{p}_{\kappa,j} \right) \\ \mathbf{0} \end{bmatrix}^{(5.94)}$$

$$\underbrace{\mathbf{d}_{\text{pd}}^{\kappa,j} \left( \mathbf{p}_{\kappa,j} \right)}_{\text{pd}} \stackrel{(5.91)}{=} \mathbf{d}^{\kappa} + h_{-,j} \cdot \mathbf{e}_{j} + \begin{bmatrix} \mathbf{d}_{\mathcal{E},\text{error}} \left( \mathbf{p}_{\kappa,j} \right) \\ \mathbf{0} \end{bmatrix}^{(5.94)}$$

From (5.92), layout synthesis is only called when the circuit design parameters,  $\mathbf{d}_{\mathcal{E}}$ , are changed; this corresponds to  $j = 1, ..., n_{\mathbf{d}\mathcal{E}}$ . The test bench design parameters do not directly alter layout geometry; thereby for  $j = (n_{\mathbf{d}\mathcal{E}}+1), ..., n_{\mathbf{d}}$ , the layouts produced for the iteration starting vector,  $\mathbf{d}^{\kappa}$ , are used:

for each   

$$d^{\kappa,j} \quad \begin{cases} j \in [1, \dots, n_{d\mathcal{E}}] \implies \text{obtain } \mathbf{P}_{\kappa,j} \text{ by synthesis as in (5.92)} \\ j \in [(n_{d\mathcal{E}}+1), \dots, n_{d}] \implies \mathbf{P}_{\kappa,j} \longleftarrow \mathbf{P}_{\kappa-1,q_{\kappa-1}} \text{ from iteration } \kappa-1 \end{cases}$$
(5.95)

From (5.95) and for  $j = (n_{d\mathcal{E}} + 1), ..., n_d$ :

$$\mathbf{d}_{\mathcal{E},\mathrm{error}} \left( \mathbf{p}_{\kappa,j} \right) = \mathbf{d}_{\mathrm{pd}}^{\kappa,j} \left( \mathbf{p}_{\kappa-1,q_{\kappa-1}} \right) = \mathbf{0}$$

$$\mathbf{d}_{\mathrm{pd}}^{\kappa,j} \left( \mathbf{p}_{\kappa,j} \right) = \mathbf{d}_{\mathrm{pd}}^{\kappa,j} \left( \mathbf{p}_{\kappa-1,q_{\kappa-1}} \right) \stackrel{(5.91)}{=} \mathbf{d}^{\kappa} + h_{-,j} \cdot \mathbf{e}_{j}$$

$$(5.96)$$

Using (5.77) and considering

$$\mathbf{d}^{0} \stackrel{(5.89)}{=} \mathbf{d}^{0}_{\mathrm{pd}} \left( \mathbf{p}^{\star}_{-1,-1} \right), \ \mathbf{d}^{\kappa} \stackrel{(5.88)}{=} \mathbf{d}^{\kappa,q_{\kappa-1}}_{\mathrm{model,pd}} \left( \mathbf{p}^{\star}_{\kappa-1,q_{\kappa-1}} \right) \ \text{for } \kappa = 1, \ldots, m-1$$

the value of the performances at  $\mathbf{d}^{\kappa}$  and  $\mathbf{d}_{pd}^{\kappa,j}(\mathbf{p}_{\kappa,j})$  for each  $\mathbf{p}_{\kappa,j} \in \mathbf{P}_{\kappa,j}$  is defined:

$$\mathbf{f}_{e,\mathrm{pd},\mathrm{ws}}^{\kappa}\left(\mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\star}\right) = \boldsymbol{\phi}_{\mathbf{f}e,\mathrm{ws}}\left(\mathbf{d}^{\kappa}\right)$$
(5.97)

$$\mathbf{f}_{e,\mathrm{pd},\mathrm{ws}}^{\kappa,j}(\mathbf{p}_{\kappa,j}) = \boldsymbol{\phi}_{\mathbf{f}e,\mathrm{ws}}\left(\mathbf{d}_{\mathrm{pd}}^{\kappa,j}\left(\mathbf{p}_{\kappa,j}\right)\right)$$
(5.98)

Using (5.79), the change due uniquely to layout parasitic devices is defined:

$$\mathbf{f}_{e,\mathrm{error},\Delta}^{\kappa}\left(\mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\star}\right) = \boldsymbol{\phi}_{\mathrm{f}e,\mathrm{ws}}\left(\mathbf{d}^{\kappa}\right) - \boldsymbol{\phi}_{\mathrm{f}e,\mathrm{wos}}\left(\mathbf{d}^{\kappa}\right)$$
(5.99)

103

$$\mathbf{f}_{e,\mathrm{error},\Delta}^{\kappa,j}\left(\mathbf{p}_{\kappa,j}\right) = \boldsymbol{\phi}_{\mathrm{f}e,\mathrm{ws}}\left(\mathbf{d}_{\mathrm{pd}}^{\kappa,j}\left(\mathbf{p}_{\kappa,j}\right)\right) - \boldsymbol{\phi}_{\mathrm{f}e,\mathrm{wos}}\left(\mathbf{d}_{\mathrm{pd}}^{\kappa,j}\left(\mathbf{p}_{\kappa,j}\right)\right)$$
(5.100)

Let  $\Delta \eta_{fe,ws,i,j}$  be the function representing computational error in the first-order forward difference of electrical performances calculated post layout synthesis. Similar to (5.48), the value of  $\Delta \eta_{fe,ws,i,j}$  at **d**<sup> $\kappa$ </sup> is calculated:

$$\Delta \boldsymbol{\eta}_{\text{f}e,\text{ws},i,j}\left(\mathbf{d}^{\kappa}\right) = \mathbf{f}_{e,\text{pd},\text{ws}}^{\kappa,j}(\mathbf{p}_{\kappa,j})[i] - \mathbf{f}_{e,\text{pd},\text{ws}}^{\kappa}\left(\mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\star}\right)[i] - \mathbf{f}_{e,\text{pd},\text{ws}}^{\kappa,j}(\mathbf{p}_{\kappa,j})[i] + \mathbf{f}_{e,\text{pd},\text{ws}}^{\kappa}\left(\mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\star}\right)[i]$$
(5.101)

For any placement  $\mathbf{p}_{\kappa,j} \in \mathbf{P}_{\kappa,j}$ , the following equation can be derived for the first-order representation of the finite difference in the value of the *i*-th electrical performance between  $\mathbf{d}^{\kappa}$  and  $\mathbf{d}_{pd}^{\kappa,j}(\mathbf{p}_{\kappa,j})$ . The equation considers discretization, truncation, and computational error, as well as the error uniquely due to layout parasitic devices:

$$-\frac{h_{i,j}^{2}}{2} \cdot \frac{\partial^{2} \boldsymbol{\phi}_{\mathbf{f}e}[i]}{\partial^{2} \mathbf{d}[j]} \left(\boldsymbol{\xi}^{\kappa,j}\right) \tag{5.102}$$

For some point  $\xi^{\kappa,j}$  on the line segment joining  $\mathbf{d}^{\kappa}$  and  $\mathbf{d}_{pd}^{\kappa,j}(\mathbf{p}_{\kappa,j})$ , and assuming that the underlying function  $\boldsymbol{\phi}_{\mathbf{f}e,wos}[i]$  is twice differentiable along this line segment.

The following equation can be derived from (5.102) to obtain the approximation  $J_{f_{e,ws}}(\mathbf{d}^{\kappa})$  to  $J_{f_{e,wos}}(\mathbf{d}^{\kappa})$ , which includes placement dependency and corrects for discretization error:

$$\mathbf{J}_{fe,ws}(\mathbf{d}^{\kappa,j}[i] \cdot \underbrace{\left(\begin{bmatrix} \mathbf{d}_{pd}^{\kappa,j}(\mathbf{p}_{\kappa,j}) - \mathbf{d}^{\kappa} \\ \mathbf{p}_{d} \end{bmatrix} \text{by (5.94)}}_{\left(\mathbf{f}_{e,pd,ws}^{\kappa,j}(\mathbf{p}_{\kappa,j})[i] - \mathbf{f}_{e,pd,ws}^{\kappa}(\mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\kappa})[i] \right)} = (5.103)$$

For  $j = 1, ..., n_d$  and  $i = 1, ..., n_{fe}$ , and since  $h_{-,j} = h_{1,j} = ... = h_{i,j} = ... = h_{n_{fe},j}$  by the assumption in (5.90),  $(n_{fe} \times n_d)$  equations of the form in (5.103) can be constructed and combined into a single system to calculate the complete Jacobian matrix  $\mathbf{J}_{fe,ws}(\mathbf{d}^{\kappa})$ :

$$J_{fe,ws}(\mathbf{d}^{\kappa}) \cdot \underbrace{\left( \begin{bmatrix} \mathbf{d}_{\mathcal{E},error} \left( \mathbf{p}_{\kappa,1} \right), \cdots, \mathbf{d}_{\mathcal{E},error} \left( \mathbf{p}_{\kappa,n_{d\mathcal{E}}} \right) & \mathbf{0}_{< n_{d\mathcal{E}} \times n_{d\mathcal{E}} >} \\ \mathbf{0}_{< n_{d\mathcal{E}} B \times n_{d\mathcal{E}} >} & \mathbf{0}_{< n_{d\mathcal{E}} B \times n_{d\mathcal{E}} >} \end{bmatrix} + \mathbf{H} \right)}_{\approx \underbrace{\left[ \left( \mathbf{f}_{e,pd,ws}^{\kappa,1} \left( \mathbf{p}_{\kappa,1} \right) - \mathbf{f}_{e,pd,ws}^{\kappa} \left( \mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\star} \right) \right), \cdots, \\ \left( \mathbf{f}_{e,pd,ws}^{\kappa,\mathbf{n}_{d}} \left( \mathbf{p}_{\kappa,\mathbf{n}_{d}} \right) - \mathbf{f}_{e,pd,ws}^{\kappa} \left( \mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\kappa} \right) \right) \right]}_{\Delta F}}$$
(5.104)

where

$$\mathbf{H} = \begin{bmatrix} h_{-,1} & \mathbf{0} \\ & \ddots & \\ \mathbf{0} & h_{-,\mathbf{n}_d} \end{bmatrix}$$
(5.105)

Placement  $\mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\star}$  is the best from the previous iteration ( $\kappa$ -1), as selected in (5.85), and  $\mathbf{d}^{\kappa}$  is the corresponding design parameter vector; from (5.97):

$$\mathbf{f}_{e,\mathrm{pd},\mathrm{ws}}^{\kappa}\left(\mathbf{p}_{\kappa-1,q_{\kappa-1}}^{\star}\right) = \boldsymbol{\phi}_{\mathbf{f}e,\mathrm{ws}}\left(\mathbf{d}^{\kappa}\right)$$
(5.106)

For  $j = 1, ..., n_d$ ,  $\mathbf{d}_{pd}^{\kappa,j}(\mathbf{p}_{\kappa,j})$  is the discrete design parameter vector corresponding to  $\mathbf{p}_{\kappa,j} \in \mathbf{P}_{\kappa,j}$  as defined in (5.93), and  $\mathbf{d}_{\mathcal{E},\text{error}}(\mathbf{p}_{\kappa,j})$  is the discretization error in the circuit design parameters as defined in (5.94); from (5.98):

$$\mathbf{f}_{e,\mathrm{pd},\mathrm{ws}}^{\kappa,j}(\mathbf{p}_{\kappa,j}) = \boldsymbol{\phi}_{\mathbf{f}e,\mathrm{ws}}\left(\mathbf{d}_{\mathrm{pd}}^{\kappa,j}\left(\mathbf{p}_{\kappa,j}\right)\right)$$
(5.107)

105

By the assumption in (5.90) and from the definition in (5.91), the value of  $\mathbf{d}_{pd}^{\kappa,j}(\mathbf{p}_{\kappa,j})$  is independent of the performance index, *i*. From (5.104):

$$\mathbf{J}_{fe,ws}(\mathbf{d}^{\kappa}) \cdot \mathbf{\Delta} \mathbf{D} \approx \mathbf{\Delta} \mathbf{F}$$
(5.108)

In order to solve (5.108) for  $\mathbf{J}_{fe,ws}(\mathbf{d}^{\kappa})$ , the step sizes,  $\{h_{-,1}, \ldots, h_{-,j}, \ldots, h_{-,n\mathbf{d}}\}$ , must be selected so that the square matrix  $\Delta \mathbf{D}$  is nonsingular.

One method of selection is suggested here. By the Levy-Desplanques theorem, if  $\Delta D$  is a strictly diagonally dominant matrix, then it is nonsingular. The step sizes are therefore selected so that  $\Delta D$  is a strictly column diagonally dominant matrix:

$$|\mathbf{d}_{\mathcal{E},\mathrm{error}}\left(\mathbf{p}_{\kappa,j}\right)[j] + h_{-,j}| > \sum_{k\neq j}^{n_{\mathbf{d}\mathcal{E}}} |\mathbf{d}_{\mathcal{E},\mathrm{error}}\left(\mathbf{p}_{\kappa,j}\right)[k]|; \ j = 1,\ldots,n_{\mathbf{d}\mathcal{E}}$$
(5.109)

This requires each step,  $h_{-,j}$ , to be large relative to the first norm of the discretization error,  $\mathbf{d}_{\mathcal{E},\text{error}}(\mathbf{p}_{\kappa,j})$ , for  $j = 1, \ldots, n_{\mathbf{d}\mathcal{E}}$  (the circuit design parameters), while no such requirement is imposed for  $j = (n_{\mathbf{d}\mathcal{E}}+1), \ldots, n_{\mathbf{d}}$  (the test bench design parameters).

For the reasonable assumption that  $\mathbf{d}_{\mathcal{E},\text{error}} (\mathbf{p}_{\kappa,j}) [j] + h_{-,j} > 0$ :

$$h_{-,j} > \sum_{k \neq j}^{n_{\mathbf{d}\mathcal{E}}} |\mathbf{d}_{\mathcal{E},\text{error}} \left( \mathbf{p}_{\kappa,j} \right) [k]| - \mathbf{d}_{\mathcal{E},\text{error}} \left( \mathbf{p}_{\kappa,j} \right) [j]; \quad j = 1, \dots, n_{\mathbf{d}\mathcal{E}}$$
(5.110)

Using (5.80), it is possible to define a lower bound for the step size so as to *guarantee* that the matrix  $\Delta D$  is nonsingular:

$$h_{-,j} > \underbrace{\mathbf{1}_{n_{\mathbf{d}\mathcal{E}}}^T \cdot \mathbf{d}_{\mathcal{E},\text{error-max}}}_{\text{a constant}}; \quad j = 1, \dots, n_{\mathbf{d}\mathcal{E}}; \quad \mathbf{1}_{n_{\mathbf{d}\mathcal{E}}} \in \{1\}^{n_{\mathbf{d}\mathcal{E}}}$$
(5.111)

In (5.102), the step  $h_{-,j}$  is proportional to truncation error. As discussed in Section 5.6, truncation error has an averaging effect on each partial difference approximation. The lower bound set in (5.111) on each step size,  $h_{-,j}$  is very large and can overly smooth the Jacobian approximation due to truncation error. Important function extrema between  $\mathbf{d}^{\kappa}$  and  $\mathbf{d}^{\kappa,j}$  may be missed in the resulting linear model. Furthermore, it is unlikely that the maximum error magnitude,  $\mathbf{d}_{\mathcal{E},\text{error-max}}$ , will be attained by any placement  $\mathbf{p}_{\kappa,j}$  in  $\mathbf{P}_{\kappa,j}$ , so that abs  $(\mathbf{d}_{\mathcal{E},\text{error}}(\mathbf{p}_{\kappa,j})) = \mathbf{d}_{\mathcal{E},\text{error-max}}$ . In consequence, the lower bound on step size is set to a fraction,  $\varrho$ , of  $(\mathbf{1}_{n_{\mathbf{d}\mathcal{E}}}^T \cdot \mathbf{d}_{\mathcal{E},\text{error-max}})$ :

$$h_{-,j} > \varrho \cdot \mathbf{1}_{n_{\mathsf{d}\mathcal{E}}}^T \cdot \mathbf{d}_{\mathcal{E},\operatorname{error-max}}; \quad j = 1, \dots, n_{\mathsf{d}\mathcal{E}}; \quad \mathbf{1}_{n_{\mathsf{d}\mathcal{E}}} \in \{1\}^{n_{\mathsf{d}\mathcal{E}}}; \quad 0 < \varrho \le 1$$
(5.112)

If  $\Delta D$  is singular after synthesis, then  $\varrho$  is increased and synthesis is repeated.

In (5.102), each step size is inversely proportional to the computational error and the effect of placement dependency. Computational error can be regarded as done in Section 5.6 for the partial derivative approximations without layout synthesis.

Similar to computational error, a large step size reduces the effect of placement dependency (and hence the local trends in layout geometry) to the approximation of each partial derivative. However, the quantified placement dependency can be unbounded in value – a circuit example was given in Figure 5.1. For best results, it cannot be ignored completely, for example, by performance evaluation without layout synthesis, or by the random selection of  $\mathbf{p}_{\kappa,j}^{\star}$  from  $\mathbf{P}_{\kappa,j}$ .

In consideration of the method in which the discrete solution,  $\mathbf{d}^{\kappa}$ , is found to (5.13), represented by equations (5.82) to (5.88), placement dependency is a benefit if it results in an improvement in the descent direction. By extending the linear model of the previous iteration  $\kappa - 1$ , used to find  $\mathbf{d}^{\kappa}$ , to the vector  $\mathbf{d}^{\kappa,j} = \mathbf{d}^{\kappa} + h_{-,j} \cdot \mathbf{e}_{j}$ , a *best* placement  $\mathbf{p}_{\kappa,j}^{\star}$  is selected from  $\mathbf{P}_{\kappa,j}$  so as to minimize  $\gamma_{\kappa-1}$  over the values of  $\mathbf{P}_{\kappa,j}$ . This is, once more, accomplished using the scalar cost metric  $\varphi$  suggested in Section 4.6 and used to select the final placement in the layout synthesis flow. The Jacobian matrix from the previous iteration,  $\mathbf{J}_{fe,ws}(\mathbf{d}^{\kappa-1})$ , is used to set the weight vector  $\mathbf{w}$ :

$$\mathbf{w}[i] = \frac{1}{||\mathbf{J}_{fe,ws}\left(\mathbf{d}^{\kappa-1}\right)[i]||}; \quad i = 1, \dots, n_{fe}$$
  
$$\mathbf{w}[0] = \frac{1}{||\mathbf{J}_{\hat{A},ws}\left(\mathbf{d}^{\kappa-1}\right)||} \quad \text{(for modified area, } \hat{A}\text{)} \qquad (5.113)$$

## 5.8 On the Cost of Circuit Sizing

The preponderant cost of the search algorithm in Section 5.2 is the evaluation of electrical performances and constraints by circuit simulation. In layout-driven circuit sizing, the cost of layout synthesis must also be considered. Therefore, the number of performance and constraint evaluations needed, as well as the number of calls to the layout synthesis flow of Chapter 4 will be used as a measure of circuit sizing cost. An account of the number of calls and evaluations is given below.

First, the performances and constraints are evaluated at the starting vector,  $\mathbf{d}^0$ , of the first search algorithm iteration; a layout is synthesized in layout-driven sizing.

Secondly, performances and constraints are linearized at the starting vector,  $\kappa$ , of each algorithm iteration to obtain the subproblem in (5.20), with ( $\kappa = 0, ..., m-1$ ). If a first-order forward difference function is used to approximate the Jacobian of the electrical performances and constraints, then  $n_d$  electrical performance and constraint evaluations are needed in each iteration. In layout-driven circuit sizing, the synthesis flow is called for each circuit design parameter – for a total of  $n_{d\mathcal{E}}$  calls in each iteration.

Thirdly, in order to select the optimal trust region, the problem in (5.21) is solved  $q_{\kappa}$  times in iteration  $\kappa$ , and the reduction ratio in (5.22) is evaluated. This requires a total of  $q_{\kappa}$  performance evaluations. In layout-driven circuit sizing,  $q_{\kappa}$  calls are made to the synthesis flow. Typically,  $3 \le q_{\kappa} \le 10$ , in the circuit sizing examples of Chapter 6.

Fourthly, if a feasible correction step is necessary in iteration  $\kappa$ , sub-iteration  $\tau$ , then an additional  $n_d$ +1 constraint evaluations and one additional performance evaluation are needed. Let  $r_{\kappa}$  denote the number of times a feasible correction step is needed in iteration  $\kappa$ .

From the account above, a tally of the number of electrical performance and constraint evaluations as well as calls to the layout synthesis flow is given blow:

number of performance evaluations = 
$$1 + m \cdot n_{\mathbf{d}} + \sum_{\kappa=0}^{m-1} (q_{\kappa} + r_{\kappa})$$
 (5.114)

number of constraint evaluations =  $1 + m \cdot n_{\mathbf{d}} + (n_{\mathbf{d}} + 1) \cdot \sum_{\kappa=0}^{m-1} (r_{\kappa})$  (5.115)

number of calls to layout synthesis = 
$$1 + m \cdot n_{d\mathcal{E}} + \sum_{\kappa=0}^{m-1} q_{\kappa}$$
 (5.116)

## 5.9 Summary

In this Chapter, a new procedure is presented to solve the circuit sizing problem formulated in (2.39). It combines a deterministic search algorithm with the constraintbased layout synthesis flow presented in Chapter 4. The outcome of circuit sizing is a layout that meets all the geometric constraints and specifications and a corresponding electrical model that meets all the electrical constraints and specifications.

Electrical performances and constraints are evaluated numerically by circuit simulation; this contributes a computational error. The search algorithm is gradient-based. Each partial derivative of the electrical performance and constraint functions is approximated a forward finite difference function; this contributes a truncation error.

Layout synthesis adds a discretization error and a placement-dependency to the value of each performance. Discretization error is introduced by layout synthesis when continuous device parameters are mapped to discontinuous layout parameters. Placement-dependency is understood to be uniquely due to layout parasitic devices. Discretization error is bounded by constraints placed on device layout, while placement-dependency can be large and unbounded, as shown in Figure 5.1. This is because the change in device location in the placement, the differences in routing, and other layout specific attributes are hidden and unaccounted for when mapping from the design space to the performance space.

In order to account for the sources of error due to numerical evaluation and layout synthesis, adjustments are made to the standard search algorithm. The upper performance specification bound is increased by an extra margin to account for the effect of computational error. Computational error is also used to set a lower bound on the magnitude of partial derivatives. In each search algorithm iteration, the best placement is selected from the set generated by the layout synthesis flow so that the solution to (5.13) is minimized. In (5.104), the discretization error term is accounted for in the system of linear equations used in Jacobian approximation.

The principle computational cost of circuit sizing is the numerical evaluation (simulation) of electrical performances and constraints. In layout-driven circuit sizing, the cost of calling the layout synthesis flow of Chapter 4 is also significant. The cost of executing the search algorithm code is relatively small and can be neglected. Equations are derived for the number of performance and constraint evaluations that are necessary, as well as the number of calls to the layout synthesis flow.

# **Chapter 6**

# **Circuit Sizing Examples**

In this chapter the layout-driven circuit sizing algorithm described in Chapter 5 is applied to size three low frequency CMOS example circuits. Results are compared to the outcome of traditional circuit sizing without the integration of layout synthesis.

The example circuits are first described in Section 6.1. In Section 6.2, the general implementation details are described for the experimental setup. Experimental results for each example circuit are given in Section 6.3.

## 6.1 Description of the Example Circuits

This section gives an overview of the example circuits, as well as the number of design parameters, inequality constraints, and performances. The layout constraints, used for layout-driven sizing, are also described for each example.

## 6.1.1 Folded Cascode Operational Amplifier (FC-OA)

The first example is the CMOS folded cascode operational amplifier (FC-OA) with the circuit topology shown in Figure 6.1. The FC-OA consists of 19 CMOS devices.

Each CMOS device has two design parameters, total gate width and length ( $\mathbf{d}_{CMOS} = [W, L]$ ), for a total of 38 circuit design parameters. An externally supplied bias current, labeled  $I_{bias}$ , is the only test bench design parameter.

Each device must operate as a voltage controlled current source and be in the saturation region of operation. Ten analog functional circuit sub-blocks are identified in the FC-OA topology and revealed in Figure 6.2: 4 current mirrors, 3 level shifters, 2 differential pairs, and 1 cascode current mirror. The device tuples (P8,P3,P6,N2,N4,N7) and (P7,P4,P5,N3,N5,N6) constitute the two branches of a balanced differential signal path; the design parameters of corresponding devices are matched.




Figure 6.1: Folded cascode operational amplifier (FC-OA) topology.

Circuit sizing rules are specified from the device region of operation, the functional circuit sub-blocks, and circuit symmetry, as explained in Section 2.1.5 and [GZEA01]. There are 90 electrical inequality constraints, 57 geometric inequality constraints, and 26 geometric equality constraints.


By using the geometric equality constraints and applying elimination methods to the inequality constraints, the number of electrical inequality constraints is reduced to  $n_{cg} = 56$ , the number of geometric inequality constraints is reduced to  $n_{cg} = 27$ , and the number of circuit design parameters is reduced to  $n_{d\mathcal{E}} = 22$ . The total number of design parameters is  $n_d = 23$ .

The placement constraints for the FC-OA are overlaid on the circuit topology in Figure 6.3. The devices along the differential signal path are placed symmetrically and in proximity, while the bias circuit can be placed independently. The device pairs (P3,P4), (P6,P5), (N4,N5), (N7,N6), (P8,P7), and (N2,N3) are placed in common centroid configuration to improve matching along the differential signal path. As a result, 14 proximity, 6 common centroid, and 3 symmetry constraints are imposed according to the rules described in [ESGS10]. The minimum margins between each pair of devices constitute additional placement constraints.


Devices N2 to N7, and P3 to P8 are placed in grounded guard rings, while bulk taps are used to ground the remaining devices.

Interface pin location for the input and output signals,  $v_{in+}$ ,  $v_{in-}$ , and  $v_{out}$ ; the DC bias current,  $i_{bias}$ ; and the DC supply and ground potentials,  $v_{dd}$  and  $v_{ss}$ ; is fixed to a location on the layout boundary prior to the initiation of layout synthesis.

Two metal layers are used for routing. Geometric routing constraints are set to meet DRC rules. The minimum wire width, the maximum wire length, the number of vias



**Figure 6.2:** FC-OA topology with analog functional sub-blocks identified.



PR: Proximity, CS: Common centroid, SYM: Symmetry

Figure 6.3: FC-OA topology with superimposed placement constraints.

and corners is specified for each connection between devices. Maximum parallel and tandem wire separation and length is also specified. The maximum resistance and load capacitance of each connection between devices is also specified, as is the maximum coupling capacitance between critical nodes. For symmetrically placed devices, a preference for symmetrical signal routing paths is registered. Resistance and load capacitance is specified to be matched along the two branches of the differential signal path. The effective resistance between the terminal of each topology vertex  $v \in V$ 

Test Bench	Analysis	Electrical Performances Simulated	Abbreviation
$\mathcal{TB}_1$	DC	Electrical Constraints	c <sub>e</sub>
		low frequency gain	Gain
$T\mathcal{B}_2$	AC	phase margin	PM
		unity gain bandwidth	UGBW
		common mode rejection ratio	CMRR
$TB_3$	$\mathcal{TB}_3$ AC	power supply rejection ratio from $\ensuremath{v_{dd}}$	PSRR-v <sub>dd</sub>
		power supply rejection ratio from $v_{ss}$	$PSRR-v_{ss}$
$T\mathcal{B}_4$	Transient	slew rate for rising signal	SR-Rising
1 04	mansient	settling time	Settling
$TB_5$	Transient	slew rate for falling signal	SR-Falling
$TB_6$	DC	input offset voltage	IOV
1 06	DC	power consumption	Power
$T\mathcal{B}_7$	PSS	total harmonic distortion	THD

Table 6.1: FC-OA test benches and electrical performances

is dependent upon on the number of fingers  $n_f$  and the number of divisions M for each device, (for common centroid pairs) and is determined after placement.

Seven test bench circuits are constructed to calculate 12 electrical performances in addition to the DC electrical constraints, as shown in Table 6.1.

## 6.1.2 Tunable Operational Transconductance Amplifier (TOTA)

The second example is the CMOS tunable operational transconductance amplifier (TOTA) with circuit topology shown in Figure 6.4. It is based on the circuit in [LHI09] with some topology modifications and it consists of 52 CMOS devices.

Operational amplifiers A+ and A- are identical. When combined with the bias circuit, each represents an instance of the FC-OA of Section 6.1.1

There is a total of 104 circuit design parameters (CMOS gate widths and lengths). An externally supplied DC bias current,  $I_{bias}$ , common mode reference voltage,  $V_{cm}$ , and tuning current,  $I_{tune,low}$  are the three test bench design parameters.

Devices P5, N3, and N6 operate as voltage controlled resistors and must be in the triode region of operation. The channel length of N3 and N6 is constrained to have a large minimum; this is to reduce short channel effects on the linearity of voltage to current conversion in these devices. Minimum width, length, and area constraints




Figure 6.4: Tunable operational transconductance amplifier (TOTA) topology.

are also set on N3 and N6 to reduce drain current mismatch due to process parameter variations, and to reduce the amount of flicker noise.

Devices P8, P9, P10, P11, P12, and P13 are allowed to swing from weak to strong inversion but with the drain-to-source voltage,  $V_{ds}$ , of each device satisfying  $V_{ds} \gg V_T$ , where  $V_T$  is the thermal voltage. The remaining devices operate as voltage controlled current sources and must be in the saturation region of operation.

The voltages  $V_{ds}$  and  $V_{gs}$  (gate-to-source voltage) across each device pair; (P8,P9), (P10,P11), (P12,P13), (N6,N3), and (N1,N2); are matched.

Nineteen analog functional circuit sub-blocks are identified in the TOTA topology for the CMOS devices in saturation: 8 current mirrors, 5 level shifters, 5 differential pairs, and 1 cascode current mirror.

Device design parameters are matched in value along balanced differential signal paths. Within operational amplifiers A+ and A-, the design parameters of corresponding devices in the tuples (P22,P20,P18,N9,N11,N13) and (P23,P21,P19,N10,N12,N14) are matched. Within the main circuit, the design parameters of corresponding devices in the tuples (P12,P14,N4,N3) and (P13,P15,N5,N6) are matched. Within the common feedback circuit, the design parameters of the devices P8, P9, P10, P11 are set equal, as are the parameters of P2 and P3, and of N1 and N2.

Circuit sizing rules are specified from the device region of operation, the functional circuit sub-blocks, and circuit symmetry, as explained in Section 2.1.5 and [GZEA01]. There are 244 electrical inequality constraints, 129 geometric inequality constraints, and 107 geometric equality constraints.

Four additional DC electrical constraints are added to ensure sufficiently high gain and low input offset voltage (IOV) for A+ and A-. Referring to Figure 6.2:

$$-V_{\text{bound}} \leq V_{in+} - V_{a+} \leq V_{\text{bound}} - V_{\text{bound}} \leq V_{in-} - V_{a-} \leq V_{\text{bound}}$$

$$(6.1)$$


By using the geometric equality constraints and applying elimination methods to the inequality constraints, the number of electrical inequality constraints is reduced to  $n_{ce} = 183$ , the number of geometric inequality constraints is reduced to  $n_{cg} = 45$ , and the number of circuit design parameters is reduced to  $n_{d\mathcal{E}} = 39$ . The total number of design parameters is  $n_d = 42$ .

The main, bias, and CMFB circuits, as well as A+ and A- are placed concurrently. In order to route symmetrically, balance signal paths, and ensure electrical matching the main and CMFB circuit devices are placed symmetrically or in common centroid configuration, and in close layout proximity. In addition to the FC-OA placement constraints of Section 6.1.1, corresponding devices in A+ and A- are placed symmetrically. This is possible to accomplish because device dimensions have already been matched by geometric equality constraints, as discussed above. In all, 14 symmetry constraints, 33 proximity constraints, and 7 common centroid constraints are imposed on placement. The NMOS devices are also placed within a grounded guard ring, while bulk taps are used to ground the PMOS devices.

Interface pin location for the input and output signals,  $v_{in+}$ ,  $v_{in-}$ ,  $v_{out+}$ ,  $v_{out-}$ ; as well as the DC supply and ground potentials,  $v_{dd}$ ,  $v_{ss}$ ; is fixed prior to the initiation of layout synthesis. Pin location for the DC common mode voltage level,  $v_{cm}$ ; the bias current,  $i_{bias}$ ; and the DC tuning current,  $i_{tune}$ ; is remains to be selected on the placement border by the routing algorithm

Routing constraints are specified in a similar manner to the first circuit example in Section 6.1.1. Symmetric routing is made possible by the strict geometric device design and circuit placement constraints.

Five test bench circuits are constructed to calculate 13 electrical performances in addition to the DC electrical constraints, as shown in Table 6.2.



**Figure 6.5:** TOTA transconductance, G<sub>m</sub>, versus tuning current, *I*<sub>tune</sub> for a correctly sized circuit. The specifications in (6.2) as well as the electrical constraints are satisfied in the useful range of operation.

The TOTA linearly transforms a differential input voltage signal,  $V_{in,diff}$ , to a differential output current signal,  $V_{out,diff}$ , by a transconductance factor of magnitude  $G_m$ . In turn,  $G_m$  is controlled through the DC tuning current,  $I_{tune}$ , applied at pin  $i_{tune}$ .

In the feasible region of circuit operation – reached by correct circuit sizing –  $G_m$  increases monotonically with  $I_{tune}$ , as illustrated in Figure 6.5. The transconductance magnitude,  $G_{m,max}$ , and corresponding tuning current,  $I_{tune,max}$ , denote the end of the feasible operating region.

To be useful in wide tuning range filter design, the feasible region of operation, defined in terms of  $G_m$  and  $I_{tune}$ , must satisfy a set of additional specifications. The transconductance magnitudes,  $G_{m,low}$  and  $G_{m,high}$ , and corresponding tuning currents  $I_{tune,low}$  (a design parameter) and  $I_{tune,high}$ , define the useful range of operation that must be met. In the example of Figure 6.5, the useful range of operation corresponds to the following set of specifications:

$$\begin{aligned}
& 1\mu A \leq I_{tune,low} \leq I_{tune,high} \leq 100\mu A; \\
& G_{m,high} = 40 \cdot G_{m,low}; \\
& 1\mu A/V \leq G_{m,low} \leq G_{m,high} \leq G_{m,max}
\end{aligned} \tag{6.2}$$

The electrical inequality constraints should be satisfied for  $I_{tune} \in [I_{tune,low}, I_{tune,high}]$ :

$$\mathbf{c}_{e,min}[i] = \min_{I_{tune,low} \le I_{tune} \le I_{tune,high}} \mathbf{c}_{e}[i]; \ i = 1, \dots, n_{\mathbf{c}e}; \ \mathbf{c}_{e,min} \succeq \mathbf{c}_{e}^{m}$$
(6.3)

In this manner, the additional tuning current,  $(I_{tune,high} - I_{tune,low})$ , beyond the design value,  $I_{tune,low}$ , is considered a circuit operating parameter, as defined in Section 2.1.3.

From the design of the CMFB circuit, the DC common-mode output voltage should equal the common mode reference voltage,  $V_{cm}$ , applied at pin  $v_{cm}$ :

$$V_{out,cm} = \frac{V_{out+} + V_{out-}}{2} = V_{cm}$$
(6.4)

Otherwise, a common mode offset adjustment would be required.

A performance is added to measure the common mode voltage at the output and compare it with the intended output common mode voltage,  $V_{cm}$ . As with the electrical constraints, the worst-case offset is measured for  $I_{tune} \in [I_{tune,low}, I_{tune,high}]$ .

To avoid output signal compression at a high differential input signal magnitude, the transconductance,  $G_m$ , must remain a constant factor over the differential input signal swing range.

The maximum differential input voltage magnitude is selected, here, to be 0.75V. A linearity measure is defined as the percentage change in the value of  $G_m$  when  $V_{in,diff}$  changes from 0 to 0.75V:

Linearity measure = 
$$100 \cdot \left| \frac{G_{m}(V_{in,diff} = 0 \text{ V}) - G_{m}(V_{in,diff} = 0.75 \text{ V})}{G_{m}(V_{in,diff} = 0 \text{ V})} \right|$$
 (6.5)

For the TOTA in the feasible range of operation, the linearity measure becomes monotonically worse from  $I_{tune} = I_{tune,low}$  to  $I_{tune} = I_{tune,high}$ ; it is calculated for  $I_{tune} = I_{tune,high}$ .

From [PT03], the input referred noise power spectrum density of an OTA is given by:

$$S_n(f) = S_t/G_m + S_f/f; \quad f \text{ is frequency in Hz}$$
(6.6)

The thermal,  $S_t$ , and flicker,  $S_f$ , components depend on the technology and OTA topology. As flicker noise was a considerable problem for this OTA, a specification is set on the root mean square (RMS) input referred noise (IRN) from 1 to 500 kHz.

When used in filter design, the finite low frequency gain of the OTA will result in a passband loss (instead of an ideal 0dB), therefore voltage gain and bandwidth for the unloaded OTA must also be considered.

Noise, gain, and bandwidth are simulated at the corners for which  $I_{tune} = I_{tune,low}$  and  $I_{tune} = I_{tune,high}$ .

According to [LHI09], there is a tradeoff between OTA noise, linearity, and power consumption.

The simulations of test bench  $TB_1$  must be executed before test benches  $TB_2$  to  $TB_5$ , in order to calculate the tuning current  $I_{tune,high}$  corresponding to  $G_{m,high}$ .

Test Bench	Analysis	Electrical Performances Simulated	Abbreviation	
		smallest transconductance gain for $I_{tune} = I_{tune,low}$	G <sub>m,low</sub>	
$\mathcal{TB}_1^{\star}$	AC, DC, parameter sweep	greatest transconductance gain for $I_{tune} = I_{tune,high}$	G <sub>m,high</sub>	
1 01	of <i>I</i> <sub>tune</sub>	power consumption for $I_{tune} = I_{tune,low}$	Power@1×	
	Of Itune	power consumption for $I_{tune} = I_{tune,high}$	Power@40×	
		output offset	$(V_{out, cm} - V_{cm})$	
$TB_2$	DC	Electrical Constraints	c <sub>e</sub>	
$TB_3$	DC (sweep)	linearity measure defined in (6.5)	Linearity@40×	
1 03	1 D3 DC (Sweep)	for $I_{tune} = I_{tune, high}$		
		RMS input referred noise (1–500) kHz	IRN@1×	
		for $I_{tune} = I_{tune,low}$		
$\mathcal{TB}_4$	AC	low frequency voltage gain	Gain@1×	
		for $I_{tune} = I_{tune,low}$		
		bandwidth for $I_{tune} = I_{tune,low}$	BW@1×	
		RMS input referred noise (1–500) kHz	IRN@40×	
		for $I_{tune} = I_{tune,high}$	INTRETON	
$TB_5$	AC	low frequency voltage gain		
		for $I_{tune} = I_{tune,high}$	Gain@40×	
		bandwidth for $I_{tune} = I_{tune,high}$	BW@40×	

Table 6.2: TOTA test benches and electrical performances

 $^{\star}\mathcal{TB}_1$  must be called before  $\mathcal{TB}_2$  to  $\mathcal{TB}_5$  so as to calculate  $G_{m,high}$ ,  $I_{tune,high}$ .

## 6.1.3 Miller Operational Amplifier (MOA)

The third example is the CMOS miller operational amplifier (MOA) with circuit topology shown in Figure 6.6. It consists of 8 CMOS devices and a polysilicon-topolysilicon capacitor.

There is a total of 17 circuit design parameters, the gate widths and lengths of the CMOS devices and the capacitance of C0, denoted by *C*. An externally supplied DC bias current, labeled  $I_{bias}$ , is the only test bench design parameter.

Each CMOS device must operate as a voltage controlled current source and be in the saturation region of operation. Three analog functional circuit sub-blocks are





Figure 6.6: Miller operational amplifier (MOA) topology.



CM: Current mirror, DP: Differential pair,

Figure 6.7: MOA topology with analog functional sub-blocks identified.

identified in the MOA topology and revealed in Figure 6.7: two current mirrors and one differential pair. The width of devices N0 and N1 must be equal to balance the drain currents of the differential pair. Circuit sizing rules for the CMOS devices are specified from the device region of operation and the functional circuit sub-blocks as explained in Section 2.1.5 and [GZEA01].

As is the case with CMOS device design parameters, statistical variations and manufacturing grid alignment will change the effective capacitance of C0 from the value selected during circuit sizing. In consequence, the value of circuit performances can change and robustness to manufacturing variations is reduced. Suitable sizing rules and placement constraints are derived below for C0. A polysilicon-polysilicon capacitor is formed by laying a second plate of polysilicon over gate polysilicon. In this circuit example, C0 is placed as a single large capacitor, since matching is not an issue. Under nominal temperature and voltage bias conditions the capacitance, *C*, of C0 is modeled by the following equation:

$$C = C_A \cdot (W \cdot L) + C_F \cdot (2(W + L)) = C_A \cdot A + 2 \cdot C_F \cdot \sqrt{A} \cdot \left(\sqrt{As} + \frac{1}{\sqrt{As}}\right)$$
(6.7)

where  $C_A$  is the capacitance per unit area and  $C_F$  is the fringe capacitance per unit length, while W and L are the dimensions of the top polysilicon plate. Capacitor area,  $A = W \cdot L$ , and aspect ratio, As = W/L, are selected as the device layout parameters.

Let  $W_{\text{step}}$  and  $L_{\text{step}}$  denote the minimum increment steps for the dimensions of the top plate, and let  $W_{\text{discrete}}$  and  $L_{\text{discrete}}$  denote the dimensions after grid alignment:

$$W_{\text{discrete}} = \left\lfloor \frac{W}{W_{\text{step}}} \right\rceil \cdot W_{\text{step}}; \quad L_{\text{discrete}} = \left\lfloor \frac{L}{L_{\text{step}}} \right\rceil \cdot L_{\text{step}};$$

$$C_{\text{discrete}} = C_A \cdot \left( W_{\text{discrete}} \cdot L_{\text{discrete}} \right) + C_F \cdot \left( 2 \left( W_{\text{discrete}} + L_{\text{discrete}} \right) \right)$$
(6.8)

If  $W \gg W_{\text{step}}$  and  $L \gg L_{\text{step}}$ , then  $(C - C_{\text{discrete}})$  is relatively small and can be neglected.

Process parameters  $C_A$  and  $C_F$  and plate dimensions W and L have a statistical component; they vary about their nominal values with standard deviations  $\sigma_{CA}$ ,  $\sigma_{CF}$ ,  $\sigma_W$ , and  $\sigma_L$  respectively. Assuming the statistical components are uncorrelated and have suitably small coefficients of variation [Goo60], the variation in capacitance, C, can be derived as follows from (6.7):


$$\frac{\sigma_{C}^{2}}{C^{2}} \approx \frac{1}{\left(1 + 2 \cdot \frac{C_{F}}{C_{A}} \cdot \frac{1}{\sqrt{A}} \cdot \left(\sqrt{As} + \frac{1}{\sqrt{As}}\right)\right)^{2}} \cdot \left(\frac{\sigma_{CA}^{2}}{C_{A}^{2}} + \sigma_{W}^{2} \cdot \frac{1}{A \cdot As} + \sigma_{L}^{2} \cdot \frac{As}{A} + 4 \cdot \frac{\sigma_{CF}^{2}}{C_{A}^{2}} \cdot \frac{(As + \frac{1}{As})}{A} + 4 \cdot \left(\sigma_{W}^{2} + \sigma_{L}^{2}\right) \cdot \frac{C_{F}^{2}}{C_{A}^{2}} \cdot \frac{1}{A^{2}}\right)$$
(6.9)

Most terms in (6.9) can be discarded; this is dependent upon the nominal and statistical parameters of the manufacturing process that is used. In general, to minimize the variation in C and reduce the contribution of fringe capacitance, capacitor area, A, should be suitably large, while the aspect ratio As should be kept close to 1. A well proportioned capacitor will also help in creating a compact circuit placement.

$$A_{\min} \le A; \quad As_{\min} \le As \le As_{\max}$$
 (6.10)

From (6.7), minimum capacitance for a fixed area is obtained when As = 1. Using this knowledge, the placement constraint  $A_{\min} \le A$  can be replaced by a device sizing rule applied directly to the design parameter *C* during circuit sizing:

$$A_{\min} \leq A \quad \stackrel{(6.7)}{\Longrightarrow} \quad \underbrace{C_A \cdot A_{\min} + 4 \cdot C_F \cdot \sqrt{A_{\min}}}_{C_{\min}} \leq \underbrace{C_A \cdot A + 4 \cdot C_F \cdot \sqrt{A}}_{\text{the value of } C \text{ when } A_S = 1} \leq C \quad (6.11)$$
$$\implies \quad C_{\min} \leq C$$



PR: Proximity, SYM: Symmetry

Figure 6.8: MOA topology with superimposed placement constraints.

For the complete circuit, there are 31 electrical inequality constraints, 6 geometric equality constraints, and 25 geometric inequality constraints, including the rule in (6.11) for C0.

By using the geometric equality constraints and applying elimination methods to the inequality constraints, the number of electrical inequality constraints is reduced to  $n_{cg} = 21$ , the number of geometric inequality constraints is reduced to  $n_{cg} = 17$ , and the number of circuit design parameters is reduced to  $n_{d\mathcal{E}} = 11$ . The total number of design parameters is  $n_d = 12$ .

The placement constraints for the MOA are overlaid on the circuit topology in Figure 6.8. Imposed are 4 proximity and 2 symmetry constraints. The minimum margins between each pair of devices constitute additional placement constraints.

The capacitor is placed within a guard ring to reduce noise injection; bulk taps are used to ground the CMOS devices.

For this example, only the interface pin location for the DC bias current,  $i_{bias}$ , the DC supply and ground potentials,  $v_{dd}$  and  $v_{ss}$ , is fixed to a location on the layout boundary prior to the initiation of layout synthesis. No pin assignment is performed for the input and output signals,  $v_{in+}$ ,  $v_{in-}$ , and  $v_{out}$ ; and only internal circuit connections will be routed. It is thereby assumed that the external connection for these signals will be performed at a later stage.

Routing constraints are specified in a similar manner to the first circuit example in Section 6.1.1.

Eight test bench circuits are constructed to calculate 14 electrical performances in addition to the DC electrical constraints, as shown in Table 6.3.

Test Bench	Analysis	Electrical Performances Simulated	Abbreviation
$\mathcal{TB}_1$	DC	Electrical Constraints	$\mathbf{c}_{e}$
		low frequency gain	Gain
$T\mathcal{B}_2$	AC	phase margin	РМ
		unity gain bandwidth	UGBW
		common mode rejection ratio	CMRR
$T\mathcal{B}_3$	$AC$ power supply rejection ratio from $v_{dd}$		PSRR-v <sub>dd</sub>
	power supply rejection ratio from $v_{\rm ss}$	$PSRR-v_{ss}$	
$\mathcal{TB}_4$	Transient	slew rate for rising signal	SR-Rising
1 04	mansiem	settling time	Settling
$TB_5$	Transient	slew rate for falling signal	SR-Falling
		input offset voltage	IOV
$T\mathcal{B}_6$	DC	DC power consumption	
		output resistance	Rout
$TB_7$	PSS	total harmonic distortion	THD
$\mathcal{TB}_8$	Transient	output voltage swing	OVS

Table 6.3: MOA test benches and electrical performances

# 6.2 Experimental Setup

#### 6.2.1 Computer Hardware and Software

All computations were run on a dedicated PC with four quad-core 2.67GHz Intel processors and 12GB of RAM.

CMOS devices were electrically modeled using BSIM3 models [LJX<sup>+</sup>], while Spectre [Kun95a] from Cadence Design Systems was used for numerical analog circuit simulation.

The tool WiCkeD [AEG<sup>+</sup>00a, Cad03b] from MunEDA was used as a simulation server; extensions to implement the nuances of layout-driven circuit sizing, as described in Chapter 5, were written in Python [Pyt09].

The Cadence Virtuoso analog design system was used as a platform for schematic and layout synthesis [Cad08]. Device layouts and geometries were modeled using parametric cells (PCELLS) within the platform. The adaptive routing algorithm in industrial tool of [Cad03a] was used for placement routing. The grid-based maze routing algorithm in the same tool was used in congestion estimation. Electrical circuit

models (netlists) were extracted from layouts using the commercial tool in [Cad05]. SKILL [Bar90], a Lisp dialect, was used to implement the automatic layout synthesis flow of Chapter 4.

A limited number of licenses were available for each commercial tool that was used.

#### 6.2.2 Rules to Extract Layout Netlists

The netlist extraction rules described below were used to extract netlists from layout geometries for the example circuits. They are also suitable for most low frequency circuits with a bandwidth of interest below 1GHz, and strike a suitable balance between the accuracy of the extracted netlist in modeling electrical behavior and the computational cost of extraction.

Routing interconnects are partitioned into segments and a resistance is calculated for each segment. Partitions are made at contacts, line intersections, vias, and device terminals. Long lines are fractured into smaller segments; maximum segment length is  $5\mu$ m. For each segment, a lumped parasitic coupling capacitance to each other segment and to the substrate is calculated. The commercial integral equation field solver, RCX-FS, is used to extract coupling capacitance. It is based on the algorithm, Nebula, described in [KL00].

The RC network formed of segment resistors and coupling capacitors is simplified by series and parallel device combinations and the elimination of dangling and small elements; for example, resistors smaller than  $0.01\Omega$  are discarded. RC model order reduction is performed considering a maximum frequency of 1GHz.

Diffusion area impedance is accounted for and solved for using a 2D Laplace solver. Parasitic inductance and the effect of eddy currents in the substrate are not modeled.

#### 6.2.3 Selection of the Starting Vector for Circuit Sizing

The selection of initial starting vector,  $d^0$ , in the design space will influence circuit sizing results and the comparison between traditional circuit sizing (without layout synthesis integration) and the layout-driven circuit sizing algorithm of Chapter 5.

The layout-driven circuit sizing algorithm requires that the starting vector be feasible, so that  $\mathbf{d}^0 \in \mathcal{D}$ . Furthermore, if  $\mathbf{d}^0$  is arbitrarily chosen, then a large number of iterations, *m*, may be needed to find the final solution,  $\mathbf{d}^m$ . If *m* is large, then the computational cost of layout-driven circuit sizing will be inflated.

A solution to the problems above is to exert effort into the selection of  $d^0$ . The feasible starting vector is selected in the design space by traditional circuit sizing, as represented by the formulation in (5.39), but with *relaxed* performance specifications:

$$\mathbf{f} \leq \mathbf{f}^{u} \stackrel{\text{specification relaxation}}{\Longrightarrow} \mathbf{f} \leq \mathbf{f}^{u} + \Delta_{\mathbf{f}, \text{relaxation}}; \quad \Delta_{\mathbf{f}, \text{relaxation}} \succeq \mathbf{0}$$
 (6.12)

If  $\mathbf{d}^0$  maps to vector  $\mathbf{f}^0$  in the performance space, then  $\mathbf{f}^0 \preceq \mathbf{f}^u + \Delta_{\mathbf{f}, \text{relaxation}}$  and an improvement of  $\mathbf{f}^0 - \mathbf{f}^u \preceq \Delta_{\mathbf{f}, \text{relaxation}}$  must be made in the performance space to satisfy the original performance specifications ( $\mathbf{f} \preceq \mathbf{f}^u$ ). The number of algorithm iterations, m, to accomplish a maximum improvement of  $\Delta_{\mathbf{f}, \text{relaxation}}$  is typically smaller than what is needed with an arbitrary starting point.

The initial starting vector,  $\mathbf{d}^0$ , will be selected by the procedure described above in Sections 6.3.1 through 6.3.3.

## 6.3 Circuit Sizing Results and Comparison

Both traditional and layout-driven circuit sizing are applied to the example circuits of Section 6.1. The and results and costs of circuit sizing are presented, analyzed, and compared in this section.

## 6.3.1 Folded Cascode Operational Amplifier (FC-OA)

The results of circuit sizing are given in Table 6.4:

- Column 1 and 2: The performance specifications used in circuit sizing.
- Column 3: Initial performance values before circuit sizing.
- Column 4: Performance values obtained by traditional circuit sizing without layout synthesis. Circuit layout area is estimated using the procedure in Appendix A and equation (A.12) with  $\rho = 0.5$ .
- Column 5: A layout is synthesized for the result of traditional circuit sizing and the post-layout performance values are listed.
- Column 6: Performance values obtained by layout-driven circuit sizing.

Performance values that fail to meet a specification are gray shaded in Table 6.4.

Traditional circuit sizing of the FC-OA circuit took three iterations using the algorithm of Section 5.2. In each iteration, three to four sub-iterations were necessary.

Figure 6.9 compares estimated and actual layout area during the progression of traditional circuit sizing. The starting vector of the first algorithm iteration is labeled "initial" in the graph. The upper, lower, and average area estimate with  $\rho = 0.5$  are plotted for each iteration. For comparison, the area of the layouts generated by the synthesis flow of Chapter 4 are also plotted, and the area of the best layout in each iteration is highlighted.

As discussed in Appendix A, it is difficult to accurately estimate layout area without using a computationally costly placement algorithm. Each device can have several

<b></b>		1			
Performance	Unit	Initial	Traditional	After	Layout-Driven
Specification	Ollit	Value	Circuit Sizing	Layout*	Circuit Sizing
$Gain \ge 80$	dB	80	83	83	81
$60 \leq PM \leq 120$	deg	86	84	82	82
$\text{UGBW} \geq 7.00$	MHz	5.46	6.11	6.14	7.01
$\mathrm{CMRR} \geq 100$	dB	113	114	111	109
$\text{PSRR-} v_{dd} \geq 90$	dB	87	89	86	96
$\text{PSRR-}v_{\text{ss}} \geq 90$	dB	90	95	105	88
Settling $\leq 250$	ms	291	298	297	212
SR-Rising $\geq 4.00$	$V/\mu s$	3.36	3.28	3.29	4.60
SR-Falling $\geq 4.00$	$V/\mu s$	3.44	4.05	4.09	4.91
Power $\leq 0.50$	mW	0.39	0.41	0.42	0.49
$ \mathrm{IOV}  \leq 100$	μV	37	34	42	76
$\text{THD} \leq 0.100$	%	0.038	0.091	0.104	0.080
Area $\leq 3500$	$\mu m^2$	3752	3595†	3229††	3417 <sup>††</sup>
$\frac{4}{5} \leq \text{Aspect Ratio} \leq \frac{5}{4}$	-	0702	0070	5229	5417

Table 6.4: FC-OA performance specifications and circuit sizing results

\*A layout is synthesized for the result of traditional circuit sizing.

<sup>†</sup>Estimated layout area using (A.12) with  $\rho = 0.5$ .


<sup>††</sup>Actual layout area whilst meeting the aspect ratio specification.


valid layouts and area utilization is heavily dependent on the placement constraints. As a result, the range between upper and lower area estimates is large.

From Figure 6.9, the average area estimate was too pessimistic in traditional sizing – estimated area is greater than actual layout area in each iteration. This bias could not be perceived from the initial starting point, nor would it be possible to ascertain without performing layout synthesis and plotting the trend for the actual layout area.

As explained in Section 4.6.2, some performances, such as PSRR- $v_{dd}$  and PSRR- $v_{ss}$ , are sensitive to circuit placement and routing. For the FC-OA results with traditional circuit sizing, the difference between the value of PSRR- $v_{ss}$  (ground node to output) obtained from the schematic netlist and after layout synthesis is 10dB. Similar to inaccurate area estimation, this reduces the usefulness of the results of traditional circuit sizing, as performance values are overestimated or underestimated

In attempting to fulfill the area specification with a pessimistic estimate during traditional circuit sizing, the value of the other performances with a hard-to-meet spec-





ification; namely UGBW, PSRR-v<sub>dd</sub>, SR-Rising, Settling Time, and THD; suffered and the search algorithm converged on a sub-optimal solution in the design space.

With layout-driven circuit sizing, the exact area is calculated after layout synthesis. It was easy to fulfill the specifications of this circuit example. Only PSRR- $v_{ss}$  fell short of the set specification by 2dB.

A breakdown of sizing cost is given in Table 6.5. Cost is given by the CPU time needed for completing each task.

Layout synthesis, with a mean CPU time of 93.18 seconds, constitutes 72% of the cost of layout-driven circuit sizing. On average, each extracted layout netlist contained 176 parasitic resistors and 816 parasitic capacitors. Test benches  $TB_4$  and  $TB_5$  require transient analysis and constitute most of the remaining cost.

The mean cost of a *single* search algorithm iteration is 672 seconds and 3214 seconds respectively for traditional and layout-driven circuit sizing; their ratio is 1:4.8. Layout-driven circuit sizing run took more iterations to converge, five in contrast to three, therefore the complete process of layout-driven circuit sizing took eight times the CPU time of traditional circuit sizing.

Parallelism in the optimization steps was exploited. The determination of the performance Jacobian matrix requires the synthesis of  $n_{d\mathcal{E}} = 22$  layouts, which can be performed independently and in parallel. Further parallelism can be exploited when

	Tradition	al Circuit Sizing	Layout-D	riven Circuit Sizing
Test Bench	number	mean cost of	number	mean cost of
	of calls	a call [seconds]	of calls	a call [seconds]
$\mathcal{TB}_1$ – Electrical Constraints	209	1.46	521	1.46
$TB_2$ – Gain, PM, UGBW	81	1.48	132	1.61
$\mathcal{TB}_3$ – CMRR, PSRR- $v_{dd}$ , PSRR- $v_{ss}$	81	1.44	132	1.58
$\mathcal{TB}_4$ – SR-Rising, Settling	81	6.58	132	10.42
$\mathcal{TB}_5$ – SR-Falling	81	6.64	132	10.42
$\mathcal{TB}_6$ – IOV, Power	81	1.50	132	1.58
$\mathcal{TB}_7$ – THD	81	2.16	132	2.87
Layout Synthesis	1	94.10	127	93.18
Optimization Iterations	3		5	
Mean Cost of 1 Iteration [seconds]	672		3270	
Total Cost [hours]	0.56		4.54	
Elapsed Wall Clock Time [hours]	0.35 2.10		2.10	


**Table 6.5:** FC-OA breakdown of circuit sizing cost; unless otherwise labeled, cost isgiven by the CPU time needed for each task

performing the sub-steps of the layout synthesis flow, such as placement routing, layout netlist extraction, and electrical simulation. This wall clock reduction in cost is already reflected in the numbers of Table 6.5. On the used PC and with a limited number of licenses for commercial tools (limiting the type and number of steps that can be completed in parallel), traditional circuit sizing took 0.35 hours of wall clock time, while layout-driven sizing took 2.1 hours; their ratio is 1:6.

For a circuit placement, the B\*-tree records the relative location of each device. The device in the lower left corner of the placement is represented by the root tree node, while the remaining devices are represented by the children of the root node as explained in [BMM<sup>+</sup>04].

In order to compare layout-driven circuit sizing to the template-based methods in the state of the art, the B\*-trees of all placements generated by the layout synthesis flow of Chapter 4 are reconstructed in Figure 6.10, along with the number of occurrences of each tree during layout-driven circuit sizing of the FC-OA.

For the FC-OA example, placements corresponding to six different B\*-tree structures were used during layout-driven circuit sizing. Furthermore, the best placements corresponding to the initial design parameter vector and final solution after layout-driven circuit sizing are represented by different B\*-trees. This is shown in Table 6.6.




- **Figure 6.10:** B\*-trees used during layout-driven sizing; there are 13 nodes, devices in common centroid configuration are represented by a single node.
- **Table 6.6:** FC-OA comparison of placement structure between the initial layout before layout-driven sizing and the final layout

Best	B*-tree	Common Centroid Divisions						
Placement	(Figure 6.10)	(N2,N3)	(N7,N6)	(N4,N5)	(P3,P4)	(P6,P5)	(P7,P8)	
initial	4	4	2	1	1	1	4	
post sizing	6	4	1	1	2	1	2	

In template-based methods, the relative location of each device is fixed and does not change during circuit sizing, therefore the corresponding B\*-tree structure (or other representation such as a slicing tree or O-tree) is also fixed. As a result, any template-based method would not be able to reach the layout solution found by the layout-driven algorithm used here.

The flexibility to select the divider, *M*, of CMOS devices in common centroid configuration in the layout synthesis flow, according to Algorithm-2 in Section 4.2.2, was utilized in FC-OA sizing. The number of divisions changed for some common centroid pairs before and after circuit sizing. This is also shown in Table 6.6.

An example FC-OA layout produced by the layout synthesis flow is shown in Figure 6.11.



**Figure 6.11:** Example of an FC-OA layout created by the layout synthesis flow of Chapter 4 and using the placement and routing constraints discussed in Section 6.1.1; this layout has the 6-th B\*-tree structure shown in Figure 6.10.

## 6.3.2 Tunable Operational Transconductance Amplifier (TOTA)

The results of circuit sizing are given in Table 6.7. Performance values that fail to meet a specification are gray shaded.

For the TOTA, the estimated area, used in traditional sizing without layout synthesis, was optimistic. Specifically, the average area estimate with  $\rho = 0.5$  is smaller than actual circuit area in each iteration of search algorithm execution. This is due to the strict placement constraints applied to the TOTA to force layout symmetry. Application of the placement constraints results in a reduction of area utilization; it also makes it difficult to meet the aspect ratio constraints, thereby the modified area,

Performance	TT	Initial	Traditional	After	Layout-Driven
Specification	Unit	Value	Circuit Sizing	Layout*	Circuit Sizing
$G_{m,low} \ge 1.00$	µA/V	2.93	3.12	3.28	3.53
$G_{\text{m,high}}/G_{\text{m,low}} \geq 40$	-	45	62	61	61
Power@1× $\leq 1$	mW	0.80	0.78	0.79	0.82
Power@40× $\leq$ 3	mW	3.75	2.15	2.22	2.73
$ V_{out,cm} - V_{cm}  \le 1.0$	mV	0.5	0.8	2.2	1.2
Linearity@40× $\leq 5.0$	%	4.0	6.5	11.1	4.6
IRN@1× $\leq$ 500	$\frac{nV}{\sqrt{Hz}}$	977	417	402	501
$Gain@1\times \geq 25$	dB	19	23	28	25
BW@1× $\geq$ 500	kHz	124	617	491	524
IRN@40× $\leq$ 600	$\frac{nV}{\sqrt{Hz}}$	1136	598	576	585
$Gain@40 \times \geq 25$	dB	18	31	32	35
BW@40× $\geq 5.00$	MHz	3.14	5.74	8.94	6.60
Area $\leq 10000$	$\mu m^2$	11169	9793 <sup>†</sup>	10660 <sup>††</sup>	10030 <sup>††</sup>
$0.5 \leq Aspect Ratio \leq 2$	-	11109	5155	10000	10050

Table 6.7: TOTA performance specifications and circuit sizing results

\*A layout is synthesized for the result of traditional circuit sizing.

<sup>†</sup>Estimated layout area using (A.12) with  $\rho = 0.5$ .

<sup>††</sup>Actual layout area whilst meeting the aspect ratio specification.

calculated from the geometric specifications using (4.33), is also larger for the actual circuit layout.

In traditional circuit sizing, the estimated area of  $9793\mu m^2$  was close to the specification bound of  $10000\mu m^2$ , so that the actual area after layout synthesis increased to  $10660\mu m^2$  – passing above the specification bound.

In layout-driven sizing, the circuit area was  $10030\mu m^2$ , or 0.30% above the specification bound. The minimization of circuit area reached a limit due to the placement constraints and the aspect ratio specification. Any new decrease in area would require a significant reduction in the width of matched devices P12 and P13. This reduction would edge the electrical performance values out of specification. The trade-off between circuit area and the electrical performances cannot be improved without changing the placement constraints or the minimum margins between devices. To meet the area specification after circuit sizing is completed, the designer can change the circuit margins slightly so as to reduce the area by the trivial amount of  $30\mu m^2$ .

The RMS input referred noise and the bandwidth are the electrical performances most sensitive to circuit placement and routing, while the linearity measure was systematically higher after layout synthesis. These three performances benefited from the use of layout-driven sizing in comparison to traditional circuit sizing.


	Traditior	al Circuit Sizing	Layout-D	Layout-Driven Circuit Sizing	
Test Bench	number	mean cost of	number	mean cost of	
	of calls	a call [seconds]	of calls	a call [seconds]	
$\mathcal{TB}_{1} - \frac{G_{m,low}, G_{m,high},}{(V_{out,cm} - V_{cm}), Power}$	483 + 551*	3.77	246	8.45	
$\mathcal{TB}_2$ – Electrical Constraints	1034	2.05	229	$2.24 + 3.87^{\dagger}$	
$\mathcal{TB}_3$ – linearity measure	483	4.94	246	8.28	
$\mathcal{TB}_4 - \frac{\text{IRN, Gain, BW}}{\text{for } I_{tune} = I_{tune, \text{low}}}$	483	1.49	246	3.46	
$\mathcal{TB}_5 - \frac{\text{IRN, Gain, BW}}{\text{for } I_{tune} = I_{tune, \text{high}}}$	483	1.49	246	3.46	
Layout Synthesis	1	150.20	231	145.30	
Optimization Iterations	10		5		
Mean Cost of 1 Iteration [seconds]		999	8156		
Total Cost [hours]	2.78		11.33		

Table 6.8: TOTA breakdown	of circuit sizing cos	st; cost is given by	the CPU time
needed for each tas	sk		

\*Additional executions of  $TB_1$  to calculate  $\mathbf{c}_e$ .

<sup>†</sup> $\mathcal{TB}_1$  is executed without layout synthesis to calculate  $\mathbf{c}_e$ .

The DC output common-mode offset,  $(V_{out} - V_{cm})$ , is sensitive to the electrical mismatch of devices as well as routing symmetry along the common-mode feedback loop, and was typically much higher after layout synthesis. For this reason, the value of the output common-mode level for the result of traditional sizing jumped from 0.8mV to 2.22mV after layout synthesis. The result of layout-driven sizing, 1.20mV, is an improvement on what was possible with traditional sizing. It was difficult, during performance optimization to keep this performance within a specification bound lower than 1.50mV in each algorithm iteration and over the current tuning range  $(I_{tune} \in [I_{tune,low}, I_{tune,high}])$ . This is despite the effort made in the construction of placement and routing constraints for automatic synthesis. With the insight gained by the results of layout-driven sizing, it can be said that the specification  $|V_{out} - V_{cm}| \le 1$ mV is in a range too small to realize and retain after layout.



**Figure 6.12:** Example of an TOTA layout created by the layout synthesis flow of Chapter 4 and using the placement and routing constraints discussed in Section 6.1.2.

A breakdown of sizing cost in given in Table 6.8. Cost is given by the CPU time needed for completing each task. For layout-driven circuit sizing,  $TB_1$  is executed without layout synthesis to calculate  $c_e$ .

For this larger circuit, layout synthesis took a mean time of 145.3 seconds and constitutes 82% of the cost of the layout-driven flow. On average, each extracted layout netlist contained 327 parasitic resistors and 1678 parasitic capacitors.

The mean cost of a *single* optimization iteration is 999 seconds and 8156 seconds respectively for traditional and layout-driven sizing; their ratio is approximately 1:8. Layout-driven circuit sizing progress terminated after 5 iterations, while traditional sizing edged on with small improvements in the performances for 10 iterations. The number of iterations completed by the algorithm will depend on the initial starting point and the value of the performance specifications; this will skew comparison results. For the circuit comparison made here, the complete layout-driven flow cost approximately 4 times the CPU time of the traditional flow.

An example TOTA layout is shown in Figure 6.12.

#### 6.3.3 Miller Operational Amplifier (MOA)

The results of circuit sizing are given in Table 6.9. Performance values that fail to meet a specification are gray shaded.

Performance	Unit	Initial	Traditional	After	Layout-Driven
Specification	Unit	Value	Circuit Sizing	Layout*	Circuit Sizing
Gain $\geq$ 75	dB	75	76	76	76
$60 \le PM \le 120$	deg	61	61	65	60
$\text{UGBW} \geq 10.00$	MHz	9.74	10.35	9.70	11.02
$CMRR \ge 75$	dB	73	75	76	74
$\text{PSRR-}v_{dd} \geq 80$	dB	80	81	83	83
$\text{PSRR-}v_{\text{ss}} \geq 80$	dB	91	84	87	92
Settling $\leq 150$	ms	0.151	148	175	145
SR-Rising $\geq 7.00$	$V/\mu s$	6.96	7.02	5.99	7.12
SR-Falling $\geq 7.00$	$V/\mu s$	7.64	8.12	6.95	8.06
Power $\leq 1.00$	mW	0.84	0.79	0.80	0.87
$ \mathrm{IOV}  \leq 100$	μV	37	34	52	76
$R_{out} \ge 50.0$	$k\Omega$	50.2	52.7	54.1	53.91
$OVS \ge 2.60$	V	2.59	2.60	2.59	2.59
$\text{THD} \leq 0.0100$	%	0.0114	0.0105	0.0131	0.0113
Area $\leq 7500$	$\mu m^2$	7796	7482 <sup>†</sup>	7607††	7406 <sup>††</sup>
Aspect Ratio $= 1$	-	1150	7 102	7007	7100


Table 6.9: MOA performance specifications and circuit sizing results

\*A layout is synthesized for the result of traditional circuit sizing.

<sup>†</sup>Estimated layout area using (A.12) with  $\rho = 0.5$ .

<sup>††</sup>Actual layout area whilst meeting the aspect ratio specification.

In order to illustrate the difficulty of circuit sizing for this example, the deterministic multi-objective goal attainment algorithm presented in [MGS07] is used to *estimate* 



**Figure 6.13:** Estimated Pareto-optimal performance tradeoffs for the MOA circuit plotted in parallel coordinates; the black line identifies the performance specifications set in Table 6.9; the electrical constraints as well as the remaining performance specifications are satisfied for the set of tradeoffs.

the Pareto-optimal tradeoffs [Par06] between Gain, UGBW, PM, CMRR, PSRR- $v_{dd}$ , OVS,  $R_{out}$ , SR-Rising, Settling Time, THD, and Area; under the condition that the electrical constraints as well as the specifications PSRR- $v_{ss} \ge 80$ dB, Power  $\le 1.00$ mW, and  $|IOV| \le 100 \mu$ V are satisfied. The performances PSRR- $v_{ss}$ , Power, and IOV satisfy their specifications with a large safety margin; they are not critical and will contribute an inconsequential term to objective (5.10) used by the search algorithm of Section 5.2.

The result of multi-objective optimization is a set of 23 non-dominated vectors in the feasible performance space; these vectors are graphed in Figure 6.13 using parallel coordinates [Ins10]. The vector of performance specifications, obtained from Table 6.9, is also graphed in the figure.

Multi-objective optimization required over 30000 performance evaluations to complete. The set of 23 non-dominated vectors does not completely cover the Paretooptimal boundary between the 11 critical performances, however, it roughly indicates the possible combinations of performances, in addition to the position of the performance specifications vector relative to the Pareto-optimal boundary.

It is apparent from Figure 6.13 that the performance specifications in Table 6.9 are formidable. Foremost, the specification THD  $\leq 0.0100\%$  is infeasible. This means that the search algorithm will only terminate once no improvement is possible or once performance gradient approximations cannot be calculated with sufficient accuracy. Secondly, when THD is omitted, the vector of remaining specifications is very close to the estimated Pareto-optimal boundary. The region in which the search algorithm can maneuver so as to satisfy the specifications is very small and the objective in (5.10) is very sensitive to the value of each performance. Thirdly, there is a steep tradeoff between performances, such as the tradeoff between PM and [Settling Time, SR-Rising, UGBW]. For the 23 non-dominated performance vectors of Figure 6.13, the correlation coefficients between PM and [Settling Time, SR-Rising, UGBW] are [0.73509, -0.75736, -0.77908]. It is due to this steep tradeoff in combination with the sensitivity of objective (5.10) to the value of each performance that PM must remain near the lower specification bound of 60 degrees for the circuit sizing results in Table 6.9. Any small increase in PM will cause the other performance values to change rapidly and invalidate the specifications. Finally, in layout-driven circuit sizing discretization and placement error must be successfully palliated in each search iteration, whilst taking very small steps in the performance space to improve the sensitive objective.

All performance specifications except THD are satisfied in Table 6.9 for traditional circuit sizing. After layout synthesis, UGBW, Settling Time, SR-Rising, SR-Falling, OVS, and Area also fail to satisfy the specifications.

The change in [UGBW, Settling Time, SR-Rising, SR-Falling] is related to the 4 degree change in PM and the sensitive tradeoff between these performances. In terms of the circuit frequency response, the difference in PM and UGBW can be explained by the change in the dominant pole locations due, in turn, to the change in the value of coupling and load capacitance before and after layout synthesis; and by undesired frequency compensation due to parasitic layout devices.

The low limit of 0.0100% set on THD makes it very sensitive to circuit placement and routing. The relative difference between THD before and after layout synthesis for traditional circuit sizing is 25%.

The compensation capacitor, C0, dominates the layout area of the MOA. This, in conjunction with the square aspect ratio that is specified and the small number of circuit devices kept the range of area utilization small and made for a good area estimate using the method of Appendix A. The difference between the pre-layout area estimate and the actual area after layout is  $125\mu m^2$  for traditional circuit sizing in Table 6.9. The actual area is  $7607\mu m^2$  or  $107\mu m^2$  beyond the specification bound of  $7500\mu m^2$ . In practice, this small transgression is not critical and can be corrected for manually by the designer, for example by a small adjustment of the circuit margins.

Finally, the amount of 10mV by which OVS is below the specification limit is negligible in consideration of the tradeoff with the remaining performances.

For layout-driven circuit sizing, only the CMRR, OVS, and THD specifications are unsatisfied. Because of the ambitious specification on THD, a compromise solution is obtained to minimize as much as possible the objective in (5.10).

A breakdown of sizing cost is given in Table 6.10. Cost is given by the CPU time needed for completing each task.

	Traditional Circuit Sizing		Layout-Driven Circuit Sizing	
Test Bench	number	mean cost of	number	mean cost of
	of calls	a call [seconds]	of calls	a call [seconds]
$\mathcal{TB}_1$ – Electrical Constraints	161	1.41	87	1.41
$\mathcal{TB}_2$ – Gain, PM, UGBW	149	1.44	88	1.54
$\mathcal{TB}_3$ – CMRR, PSRR- $v_{dd}$ , PSRR- $v_{ss}$	149	1.45	88	1.51
$\mathcal{TB}_4$ – SR-Rising, Settling	149	3.78	88	5.68
$\mathcal{TB}_5$ – SR-Falling	149	3.79	88	5.77
$\mathcal{TB}_6$ – IOV, Power, R <sub>out</sub>	149	1.41	88	1.54
$\mathcal{TB}_7$ – THD	149	1.70	88	1.96
$\mathcal{TB}_8-\mathrm{OVS}$	149	3.74	88	5.69
Layout Synthesis	1	115.85	83	106.96
Optimization Iterations 9		9		5
Mean Cost of 1 Iteration [seconds]	325		2217	
Total Cost [hours]	0.82		3.08	

**Table 6.10:** MOA breakdown of circuit sizing cost; unless otherwise labeled, cost is<br/>given by the CPU time needed for each task


For this circuit, layout synthesis took a mean time of 106.96 seconds, this constitutes 80% of the cost of the layout-driven flow. On average, each extracted layout netlist contained 38 parasitic resistors and 234 parasitic capacitors. Although the MOA has fewer devices than the FC-OA, a longer time, on average, was needed to complete layout synthesis. The cause of high synthesis cost was identified to be the placement generation step described in Section 4.3.3. The space of valid circuit placements was large, such that a long time was needed to enumerate the best placements.

The mean cost of a *single* search algorithm iteration was 325 seconds and 2217 seconds respectively for traditional and layout-driven circuit sizing; their ratio is 1:6.8.

Traditional circuit sizing of the MOA circuit took nine iterations. The last three algorithm iterations were spent in attempt to minimize THD and satisfy the specification THD  $\leq$  0.0100%. The search terminated once no new improvement could be made, Layout-driven circuit sizing took five iterations. The algorithm terminated after five iterations because of inaccuracy in performance gradient calculation due to placement error, as described in Section 5.7.4.

The complete process of layout-driven circuit sizing took approximately 3.8 times the CPU time of traditional circuit sizing.

An example MOA layout produced by the layout synthesis flow is shown in Figure 6.14.



**Figure 6.14:** Example of an MOA layout created by the layout synthesis flow of Chapter 4 and using the placement and routing constraints discussed in Section 6.1.3.

#### 6.4 Summary

The layout-driven circuit sizing algorithm described in Chapter 5 is used to size three CMOS example circuits.

Prior to traditional sizing, substantial design effort is necessary to recognize functional sub-blocks, such as current mirrors and level shifters, and extract the sizing rules that define the boundaries of the feasible design space and ensure circuit robustness. For layout-driven circuit sizing, the device, placement, and routing constraints needed by the layout synthesis flow of Chapter 4 must also be defined. These setup steps were presented in detail for the FC-OA circuit example.

The TOTA is an elaborate example, with 52 devices, a complex performance measurement procedure, and the hierarchical reuse of the pre-designed FC-OA circuit. The FC-OA is retargeted to be used by the input stage of the TOTA; it is concurrently placed with the other circuit devices to improve layout symmetry and compactness.

In the MOA example, new geometric sizing rules are derived for polysilicon capacitors, so as to ensure performance robustness towards statistical variation in the process parameter values.

The results of layout-driven sizing are compared to the outcome of traditional circuit sizing without the in line integration of layout synthesis, as done in [SSGA00].

In brief, it is shown that the electrical performances are typically met when using the layout-driven algorithm. For the cases when a specification is unsatisfied, either the margin to the unmet specification was small or the specification vector was infeasible. With traditional sizing, electrical performances that are sensitive to layout parasitic devices or take values close to the specification bounds will fail to meet the specifications once layout synthesis is performed.

It is difficult to accurately estimate circuit area without layout-synthesis. This is because area utilization is heavily dependent on the placement constraints and because each device may have many valid placements.

Inaccuracy in area estimation during traditional circuit sizing was presented in detail for the FC-OA. For this circuit, many of the electrical performances were in a tradeoff situation with circuit area. In the attempt to fulfill the area specification with a pessimistic estimate, the value of the electrical performances suffered and the algorithm converged on a sub-optimal solution.

Because of the hard-to-meet layout symmetry constraints and aspect ratio specification, the area estimate of the TOTA circuit was too optimistic in traditional circuit sizing of the TOTA. With layout-driven circuit sizing, the exact area is calculated, and the impact of bad area estimation is removed.

In template-based layout-driven circuit sizing methods, the relative location of each device is fixed and does not change during circuit sizing. For the FC-OA example,

placements corresponding to six different B\*-tree structures were used during the progression of the new (constraint-based) layout-driven circuit sizing procedure. As a result, any template-based method would not be able to reach the layout solution found by the algorithm proposed in this dissertation.

For each example circuit, the computational cost, in CPU time, was compared between traditional and layout-driven circuit sizing. Cost is dominated by electrical performance and constraint evaluation, as well as the cost of layout synthesis. The cost ratio of one iteration of traditional sizing to one iteration of layout-driven sizing was 1:4.8, 1:8, and 1:6.8 respectively for the FC-OA, TOTA, and MOA circuits.

The cost of electrical simulation is higher for post-layout circuit models. This is due to the higher complexity of devices and the parasitic resistors and capacitors that are added to the circuit topology. However, the execution cost of the layout synthesis flow of Chapter 4 always dominated the cost of layout-driven circuit sizing. Layout synthesis constituted 72%, 82%, and 80% of the total cost of layout-driven circuit sizing for the FC-OA, TOTA, and MOA circuits respectively.

Abundant computer resources can be used to complete independent steps of the circuit sizing procedure in parallel. As a result, the actual wall clock time that is needed to complete circuit sizing can be lower than the CPU time.

### **Chapter 7**

#### Conclusion

The analog integrated circuit (IC) design flow consists of the following steps. First, a circuit topology – a network of devices – with the potential to meet the functional purpose of the circuit, such as voltage signal amplification, is selected. Secondly, sizing of device dimensions is performed to meet the specifications, such as minimum gain and maximum power requirements. Thirdly, a layout is synthesized to create the geometric masks for IC fabrication. Post-layout verification is also necessary to ensure that the layout will meet the specifications placed on electrical performances.

Electrical design automation tools for analog circuits still lag behind their digital counterparts. In its current report, the international technology roadmap for semi-conductors (ITRS), the leading organization for technology assessment in the semi-conductor industry, emphasized the need for better tools to successfully and expeditiously design analog circuits [tec09]. Of the unsolved problems particularly relevant in CMOS fabrication technology for commodity markets, the report emphasized the need for closer modes of interaction between circuit sizing and layout synthesis.

When using contemporary CMOS technologies, it is impossible to account for the effect of layout synthesis on electrical behavior by design heuristics alone. Difficult-to-meet performance requirements leave no room for error margins in specifications.

Bounds on layout dimensions are often severe, so as to fit the circuit in a compact system on a chip (SOC) solution. This can lead to decisive tradeoffs between layout area and the electrical performances, as the adverse effects of layout on electrical behavior tend to increase with layout compactness. To further complicate the matter, tradeoff assessment during the circuit sizing step may be incorrect. This is because of the difficulty of precise estimation of layout dimensions prior to layout synthesis.

If the circuit layout is too big or a failure to meet all electrical specifications is detected during the electrical verification step, then it will be necessary to backtrack up the design flow and repeat circuit sizing; this is a tarrying procedure.

In this dissertation, a procedure was presented to integrate the layout synthesis and circuit sizing steps in analog circuit design. The novelty in comparison to the state of the art lies in the following items:

• A deterministic optimization algorithm was employed in circuit sizing.

This algorithm is more efficient than nondeterministic algorithms, such as simulated annealing, because the number of necessary circuit simulations is smaller. Circuit simulation replicates the electronic response of a circuit to a given input signal by numerical analysis. From this response, circuit performance can be predicted. Since the computational time of analog circuit simulation is relatively high, the effort expended in circuit sizing is measured by the number of necessary circuit simulations.

• Discrete parameters, such as the number of gates in a multi-gate transistor, were handled without the need for discrete optimization algorithms.

Discrete stochastic optimization algorithms converge slowly, while deterministic algorithms can only be employed if the space of discrete design parameters can be extended to a continuous domain. The need for discrete optimization algorithms was avoided by the procedure of this dissertation. All discrete possibilities are enumerated, then filtered based on the suitability for layout synthesis. It was shown that most discrete possibilities can be readily discarded, and only a few additional circuit simulations are needed to decide upon the best discrete parameter values.

• Circuit layouts are synthesized from scratch using a numerical procedure driven by a set of design constraints and layout directives.

No layout template is needed. It was shown, by a circuit example, that templatebased methods restrict the space of layout possibilities; they are not able to reach the layout solutions found by the procedure in this dissertation.

• A novel plan was used to impose electrical constraints during layout synthesis.

The electrical constraints are parameterized as a function of parasitic routing resistance. Resistance is then controlled to ensure the satisfaction of imposed electrical constraints. Principle to this approach is that the generation of a DC circuit model is fast, and that quiescent point sensitivity analysis is relatively cheap to perform.

The procedure of this dissertation was used in the layout-driven circuit sizing of several CMOS circuits. These included a large analog block with 52 transistors, which was sized in 11.33 hours of CPU time on a contemporary workstation. Significant improvements in post-layout specification satisfaction were shown in the comparison to traditional circuit sizing without layout synthesis integration.

Statistically significant process variations during IC manufacturing will impact electrical behavior. In what are termed layout-dependent proximity effects, the adjacent structures to a CMOS device will have a systematic influence on drain current and threshold voltage. The phenomena listed above may cause an IC to violate the imposed specifications after production; such an IC cannot be sold, thereby production yield is reduced. An intuitive step to improve upon the work in this dissertation would be to take into account statistical process and proximity effects at the layout level, so as to optimize post-layout production yield.

#### **Appendix A**

### Area Estimation Without Layout Synthesis

In order to compare circuit sizing results with and without layout synthesis, problem (5.39) must be solved without resorting to layout synthesis. An estimate  $\hat{A}_{wos}$  of  $\hat{A}_{ws}$  must be made from the value of the circuit design parameters,  $\mathbf{d}_{\mathcal{E}}$ , and independent of any specific layout.

The modified area can be a critical circuit performance, since the step taken in the design space by the search algorithm in each iteration to improve  $\hat{A}_{ws}$  is affected by the difference  $(A_{max} - \hat{A}_{ws})$  and by the magnitude  $||\mathbf{J}_{\hat{A}_{ws}}(\mathbf{d}^{\kappa})||$ .

If  $A_{ws}$  is replaced by an estimation  $A_{wos}$ , then the search algorithm may fail to find a feasible solution or could consume too many iterations – incurring additional computational cost. The counterargument in favor of pre-layout estimation is that layout synthesis in each iteration of the search algorithm is too costly and that the estimation  $A_{wos}$  is good enough to find a feasible solution in most circuit design problems.

If only the design parameters are used in estimation, then only a very crude estimate can be made of circuit area. For example, for a circuit with CMOS devices  $\mathcal{E} = \{\delta_1, \delta_2, \dots, \}$ , circuit area can be estimated from the size of the active regions when all of the devices are laid out without folding, while the circuit can be assumed square to calculate width, length, and aspect ratio:

area 
$$\approx \sum_{\delta_k \in \mathcal{E}} (W_{\delta k} \cdot L_{\delta k})$$
 (crude area estimate)  
width = length =  $\sqrt{\text{area}}$ ; aspect Ratio =  $\frac{\text{length}}{\text{width}} = 1$  (A.1)

In actuality, each circuit device can have multiple valid layouts, subject to the device layout constraints, for the same value of the design parameters. This is explained in Section 4.2. From the set of valid device layouts, multiple circuit placements can be generated. This is explained in Section 4.3. Area utilization (layout compactness); as well as placement width, length, and aspect ratio are subject to geometric

placement constraints (Section 4.3.1) and minimum device margins (Section 4.3.2). Adjustments made for congestion control (Section 4.4.2) can also change the geometric performances. Finally, electrical performances can be sensitive to placement and routing parasitic effects. Therefore both the geometric properties and the electrical behavior of the post-layout circuit are weighted to select the best layout,  $\mathbf{p}^*$ , from the set of valid placements, **P**. This is explained in Section 4.6.

In order to make an honest comparison with and without the use of layout synthesis, as many considerations as possible will be taken into account, here, in the calculation of  $A_{\text{wos}}$ . Expressly, device layout constraints and the minimum margins between device layouts are considered. The execution of a rectangle packing algorithm is considered too costly for estimation, therefore compact placement generation under consideration of placement constraints, as done in Section 4.3.3, is not performed. The subsequent steps of congestion control and electrical performance evaluation are not considered.

The specific steps to estimate a range for  $A_{\text{wos}}$  are listed below. Without loss of generality, equations are presented for CMOS devices with transistor folding.

First, the parameters of each device are extracted from the circuit design parameters:

$$\mathbf{d}_{\mathcal{E}} \stackrel{(5.27)}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{original}} \stackrel{\text{extract}}{\longmapsto} \mathbf{d}_{\delta} = [W_{\delta} \cdot L_{\delta}]; \ \delta \in \mathcal{E}$$
(A.2)

Secondly, the procedure of Algorithm-1 in Section 4.2 is executed to obtain the set of layout parameters,  $V_{\delta}$ , which satisfy the layout constraints for each device  $\delta \in \mathcal{E}$ :

$$\mathbf{d}_{\delta} \stackrel{\text{Section 4.2: Algorithm-1}}{\longmapsto} \mathcal{V}_{\delta} = \left\{ \boldsymbol{\lambda}_{\delta}^{(1)}, \boldsymbol{\lambda}_{\delta}^{(2)}, \ldots \right\}$$
(A.3)

From the value of the device layout parameters, an accurate device layout can be synthesized according to the technology design rules; this layout includes substrate taps and internal device routing, such as the routing of connections between individual fingers in a folded CMOS device.

Thirdly, the layout dimensions corresponding to each vector of device layout parameters,  $\lambda_{\delta} \in \mathcal{V}_{\delta}$ , are calculated. Let width( $\lambda_{\delta}$ ) and length( $\lambda_{\delta}$ ) denote the layout dimensions of the device synthesized from  $\lambda_{\delta}$ .

$$\lambda_{\delta} \xrightarrow[\text{of device } \delta]{}^{\text{layout synthesis}} \text{width}(\lambda_{\delta}), \text{length}(\lambda_{\delta})$$
(A.4)

Fourthly, the margins between devices are considered. As discussed in Section 4.3.2 and illustrated in Figure 4.6, a minimum margin is specified for the distance between every pair of devices in a circuit topology; this is specific to each device edge (Top, Bottom, Left, Right).

Compact placement generation in consideration of the placement constraints is not performed during estimation, therefore it is unknown which device will abut another and along which edge abutment occurs in the circuit layout. The first estimation step made here is to take the average of the margins for each device and edge. The average margin for the left edge of device  $\delta \in \mathcal{E}$  is denoted by  $\hat{M}_L(\delta)$ :

$$\hat{M}_{L}(\delta) = \sum_{\delta^{\star} \in \mathcal{E} \setminus \delta} \frac{M_{L}(\delta, \delta^{\star})}{|\mathcal{E}| - 1}; \quad M_{L}(\cdot, \cdot) \text{ is defined in Section 4.3.2}$$
(A.5)

The averages  $\hat{M}_T(\delta)$ ,  $\hat{M}_B(\delta)$ , and  $\hat{M}_R(\delta)$  have analogous definitions. The average margins are added to the width and length of the corresponding device:

width
$$(\lambda_{\delta}) \leftarrow \text{width}(\lambda_{\delta}) + \hat{M}_{L}(\delta) + \hat{M}_{R}(\delta)$$
  
length $(\lambda_{\delta}) \leftarrow \text{length}(\lambda_{\delta}) + \hat{M}_{T}(\delta) + \hat{M}_{B}(\delta)$  (A.6)

For the fifth step, the minimum and maximum area is identified for each device  $\delta \in \mathcal{E}$  from the layout parameter vectors in  $\mathcal{V}_{\delta}$ :

$$\begin{aligned}
\mathcal{V}_{\delta} &\longmapsto A_{\min}(\delta) &= \min_{\lambda_{\delta} \in \mathcal{V}_{\delta}} \quad (\text{width} \left(\lambda_{\delta}\right) \cdot \text{length} \left(\lambda_{\delta}\right)) \\
\mathcal{V}_{\delta} &\longmapsto A_{\max}(\delta) &= \max_{\lambda_{\delta} \in \mathcal{V}_{\delta}} \quad (\text{width} \left(\lambda_{\delta}\right) \cdot \text{length} \left(\lambda_{\delta}\right))
\end{aligned} \tag{A.7}$$

Since the device layout constraints are satisfied for each vector  $\lambda_{\delta} \in \mathcal{V}_{\delta}$ , each device layout with the dimensions given by (A.6) has equal probability to be used in circuit placement. Furthermore, the range  $[A_{\min}(\delta), A_{\max}(\delta)]$  for each device  $\delta$  is also small as it reflects realistic device layouts.

At this point, a rectangle packing algorithm would be used to enumerate the possible circuit placements over the set  $\mathcal{V}_{\delta 1} \times \mathcal{V}_{\delta 2} \times \cdots \times \mathcal{V}_{\delta |\mathcal{E}|}$ , so as to examine the geometric performances, such as placement area, aspect ratio, width, and length. This was done in Section 4.3.3 using the constrained placement exploration algorithm of [SEG<sup>+</sup>08]. The use of a computationally costly rectangle packing algorithm is avoided here. Only circuit layout area will be estimated, while it will be assumed that any circuit width, length, and aspect ratio can be realized.

In the sixth step, lower and upper area estimates are derived by the mappings  $\phi_{A,\text{wos,min}}$  and  $\phi_{A,\text{wos,min}}$ :

$$\mathbf{d}_{\mathcal{E}} \stackrel{\boldsymbol{\varphi}_{A,\text{wos,min}}}{\longmapsto} A_{\text{wos,min}} = \sum_{\boldsymbol{\delta}_{k} \in \mathcal{E}} A_{\min}(\boldsymbol{\delta}_{k})$$
  
$$\mathbf{d}_{\mathcal{E}} \stackrel{\boldsymbol{\varphi}_{A,\text{wos,max}}}{\longmapsto} A_{\text{wos,max}} = \sum_{\boldsymbol{\delta}_{k} \in \mathcal{E}} A_{\max}(\boldsymbol{\delta}_{k})$$
  
(A.8)

Complete utilization of placement area was assumed in (A.8). Area utilization is formally defined as follows for any arbitrary circuit placement p:

$$u(\mathbf{p}) = \frac{\text{total area of device layout rectangles including margins in } \mathbf{p}}{\text{total area of circuit placement } \mathbf{p}}$$
(A.9)

Actual area utilization is incomplete and is dependent on the placement constraints and the geometric specifications; these allow for only certain arrangements of the devices to construct valid placements. Area utilization is estimated, here, to be in a range denoted by  $[u_{\min}, u_{\max}]$ ; (A.8) is modified to model incomplete area utilization:

$$\mathbf{d}_{\mathcal{E}} \stackrel{\boldsymbol{\phi}_{A,\text{wos,min}}}{\longmapsto} A_{\text{wos,min}} = \frac{1}{u_{\text{max}}} \cdot \sum_{\boldsymbol{\delta}_{k} \in \mathcal{E}} A_{\min}(\boldsymbol{\delta}_{k})$$
  
$$\mathbf{d}_{\mathcal{E}} \stackrel{\boldsymbol{\phi}_{A,\text{wos,max}}}{\longmapsto} A_{\text{wos,max}} = \frac{1}{u_{\min}} \cdot \sum_{\boldsymbol{\delta}_{k} \in \mathcal{E}} A_{\max}(\boldsymbol{\delta}_{k})$$
 (A.10)

The area utilization range must be estimated by the designer. Here, the layout synthesis flow of Chapter 4 is called for the starting vector,  $\mathbf{d}^0$ , from which circuit sizing is initiated. The range of area utilization is selected from the set of placements generated for  $\mathbf{d}^0$  and denoted by  $\mathbf{P}_{-1,-1}$ :

$$\mathbf{d}^{0} = \begin{bmatrix} \mathbf{d}_{\mathcal{E}}^{0} \\ \mathbf{d}_{\mathcal{EB}}^{0} \end{bmatrix}; \ \mathbf{d}_{\mathcal{E}}^{0} \xrightarrow{(5.27), \text{ layout synthesis}} \mathbf{P}_{-1,-1};$$
(A.11)

$$u_{\min} = \min_{\mathbf{p} \in \mathbf{P}_{-1,-1}} u(\mathbf{p}); \ u_{\max} = \max_{\mathbf{p} \in \mathbf{P}_{-1,-1}} u(\mathbf{p}); \ u(\mathbf{p}) \text{ calculated by (A.9)}$$

As long as the range of area utilization does not change from  $[u_{\min}, u_{\max}]$  during the progress of the search algorithm, then  $A_{ws}(\mathbf{p}) \in [A_{wos,min}, A_{wos,max}]$  for any placement, **p**, generated during the search.

If the circuit layout is surrounded by an additional margin for pin placement and routing, for using a guard ring, or for any similar addition, then the estimates in (A.10) can be augmented to account for this in a straightforward manner.

Only area is considered in the estimate of the modified area objective,  $A_{\text{wos}}$ , since it is assumed that any circuit width, length, and aspect ratio can be realized. In the seventh step, a single area estimate is selected from the range  $[A_{\text{wos,min}}, A_{\text{wos,max}}]$  by a linear combination of the range bounds:

$$\hat{A}_{\text{wos}} = (1 - \rho) \cdot A_{\text{wos,min}} + \rho \cdot A_{\text{wos,max}}; \ \rho \in [0, 1]$$
(A.12)

The constant  $\rho$  must be selected by the designer.

A high value of  $\rho$  means the area estimate is pessimistic. A pessimistic estimate means that the corresponding circuit layout is more likely to meet the geometric specifications in lieu of the unconsidered placement constraints and changes in area utilization during the execution of the search algorithm. However, tradeoff with the electrical performances, represented by objective function of (5.10), must also be recognized. More effort would be needed to find a circuit sizing solution to meet both the geometric and the electrical performance specification when  $\rho$  is large.

A low value of  $\rho$  means the area estimate is optimistic. In this case, it is easier to find a circuit sizing solution. However, the geometric specification may be unsatisfied after layout synthesis at the solution. In which case, circuit sizing would have to be repeated with a larger value of  $\rho$ .

#### **Appendix B**

#### Approximation to the Gradient of the Area Estimate

A procedure to estimate the modified area objective is given in Appendix A. From (A.12), the estimate,  $A_{\text{wos}}$ , is a linear combination of an upper and a lower area bound. These bounds are denoted by  $A_{\text{wos,min}}$  and  $A_{\text{wos,max}}$  respectively. The gradient (transposed) of  $A_{\text{wos}}$  with respect to the circuit design parameters is given by:

$$\mathbf{J}_{\hat{A}_{\text{wos},\mathbf{d}_{\mathcal{E}}}}(\mathbf{d}) = (1-\rho) \cdot \frac{\partial \boldsymbol{\phi}_{A_{\text{wos},\min}}}{\partial \mathbf{d}_{\mathcal{E}}^{T}}(\mathbf{d}) + \rho \cdot \frac{\partial \boldsymbol{\phi}_{A_{\text{wos},\max}}}{\partial \mathbf{d}_{\mathcal{E}}^{T}}(\mathbf{d}) \\
= (1-\rho) \cdot \mathbf{J}_{A_{\text{wos},\min},\mathbf{d}_{\mathcal{E}}}(\mathbf{d}) + \rho \cdot \mathbf{J}_{A_{\text{wos},\max},\mathbf{d}_{\mathcal{E}}}(\mathbf{d})$$
(B.1)

The test bench design parameters,  $\mathbf{d}_{\mathcal{EB}}$ , do not alter the layout geometry, so that:

$$\mathbf{J}_{\hat{A}_{\text{wos}},\mathbf{d}_{\mathcal{E}\mathcal{B}}}(\mathbf{d}) = \mathbf{0}; \ \mathbf{J}_{\hat{A}_{\text{wos}}} = \begin{bmatrix} \mathbf{J}_{\hat{A}_{\text{wos}},\mathbf{d}_{\mathcal{E}}}(\mathbf{d}); \mathbf{0} \end{bmatrix}$$
(B.2)

The functions  $\phi_{A,\text{wos,min}}$  and  $\phi_{A,\text{wos,max}}$  are discontinuous, so that  $J_{A_{\text{wos}},\mathbf{d}_{\mathcal{E}}}(\mathbf{d})$  does not strictly exist. Nevertheless, a forward finite difference approximation,  $J_{A_{\text{wos}},\mathbf{d}_{\mathcal{E}}}(\mathbf{d})$ , to  $J_{A_{\text{wos}},\mathbf{d}_{\mathcal{E}}}(\mathbf{d})$  is derived in this Appendix.

In (A.10), the circuit area estimates  $A_{\text{wos,min}}$  and  $A_{\text{wos,max}}$  are constructed from the design parameter vector,  $\mathbf{d}_{\mathcal{E}}$ . Let  $\mathbf{d}_{\mathcal{E},\text{discrete,min}}$  and  $\mathbf{d}_{\mathcal{E},\text{discrete,max}}$  denote the vectors of discrete circuit design parameters corresponding to  $A_{\text{wos,min}}$  and  $A_{\text{wos,max}}$ . These discrete vectors can be extracted and stored during the execution of the area estimation algorithm of Appendix A:

$$\mathbf{d}_{\mathcal{E}} \stackrel{\boldsymbol{\phi}_{A,\text{wos,min}}}{\longmapsto} A_{\text{wos,min}} \stackrel{\text{discretization}}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{original,discrete,min}} \stackrel{(5.26)}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{discrete,min}} \\
 \mathbf{d}_{\mathcal{E}} \stackrel{\boldsymbol{\phi}_{A,\text{wos,max}}}{\longmapsto} A_{\text{wos,max}} \stackrel{\text{discretization}}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{original,discrete,max}} \stackrel{(5.26)}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{discrete,max}}$$
(B.3)

For  $j = 1, ..., n_{d\mathcal{E}}$ , let  $h_j$  be the finite difference step taken in the direction of the *j*-th circuit design parameter. In a similar manner, let  $A_{\text{wos,min},j}$  and  $A_{\text{wos,max},j}$  be the

area estimates derived for  $(\mathbf{d}_{\mathcal{E}} + h_j \cdot \mathbf{e}_j)$ , and let  $\mathbf{d}_{\mathcal{E},\text{discrete,min},j}$  and  $\mathbf{d}_{\mathcal{E},\text{discrete,max},j}$  be the corresponding discrete parameter vectors. Once more, the estimation algorithm in Appendix A can be used:

$$\mathbf{d}_{\mathcal{E}} + h_{j} \cdot \mathbf{e}_{j} \stackrel{\boldsymbol{\phi}_{A,\text{wos,min}}}{\longmapsto} A_{\text{wos,min},j} \stackrel{\text{discretization}}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{original,discrete,min},j} \stackrel{(5.26)}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{discrete,min},j} \quad (B.4)$$

$$\mathbf{d}_{\mathcal{E}} + h_{j} \cdot \mathbf{e}_{j} \stackrel{\boldsymbol{\phi}_{A,\text{wos,max}}}{\longmapsto} A_{\text{wos,max},j} \stackrel{\text{discretization}}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{original,discrete,max},j} \stackrel{(5.26)}{\longmapsto} \mathbf{d}_{\mathcal{E},\text{discrete,max},j}$$

Using (5.66), the discretization error in  $\mathbf{d}_{\mathcal{E}}$  and  $(\mathbf{d}_{\mathcal{E}} + h_i \cdot \mathbf{e}_i)$  is calculated:

$$\mathbf{d}_{\mathcal{E},\text{error,min}} = \mathbf{d}_{\mathcal{E},\text{discrete,min}} - \mathbf{d}_{\mathcal{E}}; \quad \mathbf{d}_{\mathcal{E},\text{error,min},j} = \mathbf{d}_{\mathcal{E},\text{discrete,min},j} - (\mathbf{d}_{\mathcal{E}} + h_j \cdot \mathbf{e}_j) \quad (B.5)$$
  
From (B.5):

$$\mathbf{d}_{\mathcal{E},\text{discrete},\min,j} - \mathbf{d}_{\mathcal{E},\text{discrete},\min} = \underbrace{\mathbf{d}_{\mathcal{E},\text{error},\min,j} - \mathbf{d}_{\mathcal{E},\text{error},\min}}_{\Delta \mathbf{d}_{\mathcal{E},\text{error},\min,j}} + h_j \cdot \mathbf{e}_j$$

Define

$$\Delta A_{\text{wos},j} = A_{\text{wos},\min,j} - A_{\text{wos},\min}$$
(B.7)

(B.6)

To approximate the Jacobian  $J_{A_{wos,min},d_{\mathcal{E}}}(\mathbf{d})$ , a linear system of equations is built to relate the difference in the discrete design parameter vectors, given in (B.6), and the corresponding difference in area estimate, defined in (B.7). This is similar to what was constructed in equation (5.104) for the electrical performances. For  $j = 1, ..., n_{d\mathcal{E}}$ , the approximation  $J_{A_{wos,min},d_{\mathcal{E}}}(\mathbf{d})$  to  $J_{A_{wos,min},d_{\mathcal{E}}}(\mathbf{d})$  is given by the following system:

$$\mathbf{J}_{A_{\text{wos,min}},\mathbf{d}_{\mathcal{E}}}(\mathbf{d}) \cdot \left( \left[ \Delta \mathbf{d}_{\mathcal{E},\text{error,min},1}, \cdots, \Delta \mathbf{d}_{\mathcal{E},\text{error,min},\mathbf{n}_{d\mathcal{E}}} \right] + \mathbf{H} \right) = \left[ \Delta A_{\text{wos,min},1}, \cdots, \Delta A_{\text{wos,min},\mathbf{n}_{d\mathcal{E}}} \right]$$
(B.8)

Where

$$\mathbf{H} = \begin{bmatrix} h_1 & \mathbf{0} \\ & \ddots & \\ \mathbf{0} & h_{\mathbf{n}_{d\mathcal{E}}} \end{bmatrix}$$
(B.9)

In order to solve (B.8) for  $J_{A_{\text{wos,min}},\mathbf{d}_{\mathcal{E}}}(\mathbf{d})$ , the step sizes,  $\{h_1, \ldots, h_j, \ldots, h_{n\mathbf{d}\mathcal{E}}\}$ , must be selected so that the matrix  $[\Delta \mathbf{d}_{\mathcal{E},\text{error,min},1}, \cdots, \Delta \mathbf{d}_{\mathcal{E},\text{error,min},\mathbf{n}_{d\mathcal{E}}}]$  is nonsingular. Using (5.68), it is possible to define a lower bound for the step size, so as to *guarantee* that the latter matrix is nonsingular:

$$h_j > \underbrace{2 \cdot \mathbf{1}_{n_{\mathbf{d}\mathcal{E}}}^T \cdot \mathbf{d}_{\mathcal{E}, \text{error-max}}}_{\text{a constant}}; \quad j = 1, \dots, n_{\mathbf{d}\mathcal{E}}; \quad \mathbf{1}_{n_{\mathbf{d}\mathcal{E}}} \in \{1\}^{n_{\mathbf{d}\mathcal{E}}}$$
(B.10)

The approximation  $J_{A_{wos,max},d_{\mathcal{E}}}(\mathbf{d})$  to  $J_{A_{wos,max},d_{\mathcal{E}}}(\mathbf{d})$  can be derived in a similar manner and is omitted here. Finally, the complete approximation is given by:

$$\widehat{\mathbf{J}_{A_{\text{wos}},\mathbf{d}_{\mathcal{E}}}}(\mathbf{d}) = (1-\rho) \cdot \widehat{\mathbf{J}_{A_{\text{wos},\min},\mathbf{d}_{\mathcal{E}}}}(\mathbf{d}) + \rho \cdot \widehat{\mathbf{J}_{A_{\text{wos},\max},\mathbf{d}_{\mathcal{E}}}}(\mathbf{d})$$
(B.11)

# Bibliography

[ABD03]	G. Alpaydin, S. Balkir, G. Dundar: <i>An evolutionary approach to automatic synthesis of high-performance analog integrated circuits</i> , IEEE Transactions on Evolutionary Computation, volume 7(3), pages 240–252, June 2003.
[AEG <sup>+</sup> 00a]	K. Antreich, J. Eckmueller, H. Graeb, M. Pronath, F. Schenkel, R. Schwencker, S. Zizala: <i>WiCkeD: analog circuit synthesis incorporating mismatch</i> , in: <i>Proceedings of the IEEE Custom Integrated Circuits Conference</i> , pages 511–514, May 2000.
[AEG <sup>+</sup> 00b]	K. Antreich, J. Eckmueller, H. Graeb, M. Pronath, F. Schenkel, R. Schwencker, S. Zizala: <i>WiCkeD: Analog circuit synthesis incorporating mismatch</i> , in: <i>Proceedings of the IEEE Custom Integrated Circuits Conference</i> , pages 511–514, May 2000.
[AGW94]	K. Antreich, H. Graeb, C. Wieser: <i>Circuit analysis and optimization driven by worst-case distances</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 13(1), pages 57–71, January 1994.
[AKSW06]	C. J. Alpert, A. B. Kahng, C. N. Sze, Q. Wang: <i>Timing-driven steiner trees are (practically) free</i> , in: <i>Proceedings of the 43rd annual ACM Conference on Design Automation</i> , pages 389–392, 2006.
[AM08]	S. Aghnout, N. Masoumi: <i>The effect of substrate noise on a 5.2 GHz LC-Tank VCO performance in a lightly doped substrate, in: The 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era,</i> pages 1–6, March 2008.
[AN07]	K. Agarwal, S. Nassif: <i>Characterizing process variation in nanometer CMOS</i> , in: <i>Proceedings of the 44th Design Automation Conference</i> , pages 396–399, 2007.
[ANvLT05]	AJ. Annema, B. Nauta, R. van Langevelde, H. Tuinhout: <i>Analog circuits in ultra-deep-submicron cmos</i> , IEEE Journal of Solid-State Circuits, volume 40(1), pages 132–143, January 2005.
[Ars96]	B. G. Arsintescu: A method for analog circuits visualization, in: Proceed- ings of the International Conference on Computer Design, VLSI in Comput- ers and Processors, pages 454–459, 1996.
[ARSR96]	N. Arora, K. Raol, R. Schumann, L. Richardson: <i>Modeling and extrac-</i> <i>tion of interconnect capacitances for multilayer VLSI circuits</i> , IEEE Transac- tions on Computer-Aided Design of Integrated Circuits, volume 15(1), pages 58–67, January 1996.

[Bar90]	T. Barnes: <i>SKILL: a CAD system extension language</i> , in: <i>Proceedings of the 27th IEEE/ACM International Conference on Design Automation</i> , pages 266–271, June 1990.
[BJS05]	S. Bhattacharya, N. Jangkrajarng, CJ. Shi: <i>Template-driven parasitic-aware optimization of analog integrated circuit layouts</i> , in: <i>Proceedings of the 42nd Design Automation Conference</i> , pages 644–647, June 2005.
[BMM <sup>+</sup> 04]	F. Balasa, S. C. Maruvada, S. Member, K. Krishnamoorthy, S. Member: <i>On the exploration of the solution space in analog placement with symmetry constraints</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 23, pages 177–191, February 2004.
[BMR07]	S. Bhunia, S. Mukhopadhyay, K. Roy: <i>Process variations and process-tolerant design</i> , in: <i>VLSI Design</i> , 2007. <i>Held jointly with the 6th International Conference on Embedded Systems</i> , pages 699–704, January 2007.
[BSMD08]	S. Bandyopadhyay, S. Saha, U. Maulik, K. Deb: <i>A simulated annealing-based multiobjective optimization algorithm: AMOSA</i> , IEEE Transactions on Evolutionary Computation, volume 12(3), pages 269–283, June 2008.
[BSV04]	F. D. Bernardinis, A. Sangiovanni-Vincentelli: <i>A methodology for system-</i> <i>level analog design space exploration,</i> in: <i>Proceedings of the IEEE Conference</i> <i>on Design, Automation and Test in Europe,</i> pages 676–677, February 2004.
[Cad]	Cadence Design Systems, Inc, Available at www.cadence.com, <i>Sub-strateStorm</i> .
[Cad03a]	Cadence Design Systems, Inc, IC Shape-Based Technology Chip Assembly User Guide, June 2003.
[Cad03b]	Cadence Design Systems, Inc, Neolinear Inc. (acquired by Cadence in 2004), June 2003.
[Cad05]	Cadence Design Systems, Inc, Available at www.cadence.com, <i>Assura Physical Verification Developer Guide</i> , May 2005.
[Cad08]	Cadence Design Systems, Inc, Available at www.cadence.com, Virtu- oso Relative Object Design User Guide, Oct 2008.
[CC96]	CK. Choi, HJ. Chung: <i>Error estimates and adaptive time stepping for various direct time integration methods</i> , Computers & Structures, volume 60(6), pages 923–944, 1996.
[CCWW00]	YC. Chang, YW. Chang, GM. Wu, SW. Wu: <i>B*-trees: a new representation for non-slicing floorplans,</i> in: <i>Proceedings of the 37th Design Automation Conference,</i> pages 458–463, 2000.
[CGRC91]	J. Cohn, D. Garrod, R. Rutenbar, L. Carley: <i>KOAN/ANAGRAM II: new tools for device-level analog placement and routing</i> , IEEE Journal of Solid-State Circuits, volume 26(3), pages 330–342, March 1991.

- [CHA<sup>+</sup>92] J.-H. Chern, J. Huang, L. Arledge, P.-C. Li, P. Yang: *Multilevel metal capacitance models for CAD design synthesis systems*, IEEE Electron Device Letters, volume 13(1), pages 32–34, January 1992.
- [CLGRF08] R. Castro-Lopez, O. Guerra, E. Roca, F. Fernandez: An integrated layout-synthesis approach for analog ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 27(7), pages 1179–1189, July 2008.
- [CLL<sup>+</sup>06] F. Chen, B. Li, T. Lee, C. Christiansen, J. Gill, M. Angyal, M. Shinosky,
   C. Burke, W. Hasting, R. Austin, T. Sullivan, D. Badami, J. Aitken: Technology reliability qualification of a 65nm CMOS Cu/Low-k BEOL interconnect, in: The 13th International Symposium on Physical and Failure Analysis of Integrated Circuits, pages 97–105, July 2006.
- [CLW10] J.-E. Chen, P.-W. Luo, C.-L. Wey: *Placement optimization for yield improvement of switched-capacitor analog integrated circuits*, IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 29(2), pages 313–318, February 2010.
- [CM10] D. M. Causon, C. G. Mingham: *Introductory Finite Difference Methods* for PDEs, BookBoon, 2010.
- [CMSV93] E. Charbon, E. Malavasi, A. Sangiovanni-Vincentelli: Generalized constraint generation for analog circuit design, in: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 408–414, November 1993.
- [CS92] D. Chen, B. Sheu: Generalised approach to automatic custom layout of analogue ICs, Circuits, Devices and Systems, IEE Proceedings G, volume 139(4), pages 481–490, August 1992.
- [CSV93] U. Choudhury, A. Sangiovanni-Vincentelli: Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 12(2), pages 208–224, February 1993.
- [CSX<sup>+</sup>05] J. Cong, J. R. Shinnerl, M. Xie, T. Kong, X. Yuan: Large-scale circuit placement, ACM Transactions on Design Automation of Electronic Systems, volume 10(2), pages 389–430, 2005.
- [DB10] F. Dorfler, F. Bullo: Spectral analysis of synchronization in a lossless structure-preserving power network model, in: First IEEE International Conference on Smart Grid Communications, pages 179–184, October 2010.
- [DCR05] T. Dastidar, P. Chakrabarti, P. Ray: *A synthesis system for analog circuits based on evolutionary search and topological reuse*, IEEE Transactions on Evolutionary Computation, volume 9(2), pages 211–224, April 2005.
- [DE73] G. Dantzig, B. Eaves: *Fourier-Motzkin elimination and its dual*, Journal of Combinatorial Theory, volume 14, pages 288–297, 1973.

[DGS03]	W. Daems, G. Gielen, W. Sansen: <i>Simulation-based generation of posyn-</i> <i>omial performance models for the sizing of analog integrated circuits</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, vol- ume 22(5), pages 517–534, May 2003.
[dMHBL98]	M. del Mar Hershenson, S. P. Boyd, T. H. Lee: <i>GPCAD: A tool for CMOS Op-Amp synthesis</i> , in: <i>Proceedings of the IEEE/ACM International Conference on Computer-Aided Design</i> , 1998.
[dMHBL01]	M. del Mar Hershenson, S. P. Boyd, T. H. Lee: <i>Optimal design of a CMOS Op-Amp via geometric programming</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 20(1), pages 1–21, January 2001.
[DNAV99]	N. Dhanwada, A. Nunez-Aldana, R. Vemuri: <i>Hierarchical constraint transformation using directed interval search for analog system synthesis,</i> in: <i>Proceedings of the IEEE Conference on Design, Automation and Test in Europe,</i> 1999.
[DR69]	S. Director, R. Rohrer: <i>The generalized adjoint network and network sensi-</i> <i>tivities</i> , IEEE Transactions on Circuit Theory, volume 16(3), pages 318– 323, August 1969.
[DV03]	A. Doboli, R. Vemuri: <i>Behavioral modeling for high-level synthesis of analog and mixed-signal systems from VHDL-AMS</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 22(11), pages 1504–1520, November 2003.
[DV09]	A. Das, R. Vemuri: A graph grammar based approach to automated multi- objective analog circuit design, in: Proceedings of the IEEE Conference on Design, Automation and Test in Europe, pages 700–705, April 2009.
[EDGS03]	T. Eeckelaert, W. Daems, G. Gielen, W. Sansen: <i>Generalized posynomial performance modeling [analog ics]</i> , in: <i>Proceedings of the IEEE Conference on Design, Automation and Test in Europe</i> , pages 250–255, 2003.
[EGB06]	T. Eschbach, W. Günther, B. Becker: <i>Orthogonal hypergraph drawing for improved visibility</i> , Journal of Algorithms and Applications, volume 10, pages 141–157, 2006.
[EK96]	H. Esbensen, E. Kuh: <i>Design space exploration using the genetic algorithm</i> , in: <i>IEEE International Symposium on Circuits and Systems</i> , volume 4, pages 500–503, May 1996.
[EKV95]	C. C. Enz, F. Krummenacher, E. A. Vittoz: <i>An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications</i> , Analog Integrated Circuits and Signal Processing Journal, volume 8(1), pages 83–114, July 1995.
[Ell11]	W. Ellens: <i>Effective resistance and other graph measures for network robustness</i> , Master's thesis, Mathematical Institute, University of Leiden, 2011.

[ESGS10]	M. Eick, M. Strasser, H. E. Graeb, U. Schlichtmann: <i>Automatic gener-</i> <i>ation of hierarchical placement rules for analog integrated circuits</i> , in: <i>Pro-</i> <i>ceedings of the 19th international symposium on Physical design</i> , pages 47– 54, 2010.
[Esh92]	K. Eshbaugh: <i>Generation of correlated parameters for statistical circuit sim-</i> <i>ulation,</i> IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 11(10), pages 1198–1206, October 1992.
[ESL+11]	M. Eick, M. Strasser, K. Lu, U. Schlichtmann, H. E. Graeb: <i>Comprehensive generation of hierarchical placement rules for analog integrated circuits</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 30(2), pages 180–193, February 2011.
[ETP89]	F. El-Turky, E. Perry: <i>BLADES: an artificial intelligence approach to analog circuit design</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 8(6), pages 680–692, June 1989.
[FF95]	P. Feldmann, R. Freund: <i>Efficient linear circuit analysis by pade approx-</i> <i>imation via the lanczos process</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 14(5), pages 639–649, May 1995.
[For98]	B. Fornberg: <i>Calculation of weights in finite difference formulas</i> , SIAM Review, volume 40, pages 685–691, 1998.
[GBS]	A. Ghosh, S. Boyd, A. Saberi: <i>Minimizing effective resistance of a graph</i> , SIAM Review.
[GCY99]	PN. Guo, CK. Cheng, T. Yoshimura: <i>An O-tree representation of non-</i> <i>slicing floorplan and its applications,</i> in: <i>Proceedings of the 36th Design</i> <i>Automation Conference,</i> pages 268–273, 1999.
[GDWM <sup>+</sup> 08]	G. Gielen, P. De Wit, E. Maricau, J. Loeckx, J. Martín-Martínez, B. Kaczer, G. Groeseneken, R. Rodríguez, M. Nafría: <i>Emerging yield and reliability challenges in nanometer CMOS technologies</i> , in: <i>Proceedings of the IEEE Conference on Design, Automation and Test in Europe</i> , pages 1322–1327, March 2008.
[GE95]	R. Guindi, M. Elmasry: <i>High-level analog synthesis using signal flow graph transformations,</i> in: <i>Proceedings of the 8th IEEE International ASIC Conference,</i> pages 366–369, September 1995.
[GH10]	W. Gao, R. Hornsey: A power optimization method for CMOS Op-Amps using sub-space based geometric programming, in: Proceedings of the IEEE Conference on Design, Automation and Test in Europe, pages 508–513, March 2010.
[GMGS09]	H. Graeb, D. Mueller-Gritschneder, U. Schlichtmann: <i>Pareto optimiza-</i> <i>tion of analog circuits considering variability</i> , International Journal of Cir- cuit Theory and Applications, volume 37(2), pages 283–299, March 2009.

[GMW81]	P. Gill, W. Murray, M. H. Wright: <i>Practical Optimization</i> , Academic Press, London, 1981.
[Goo60]	L. A. Goodman: <i>On the exact variance of products,</i> Journal of the American Statistical Association, volume 55(292), pages 708–713, 1960.
[GS61]	R. E. Griffith, R. A. Stewart: <i>A nonlinear programming technique for the optimization of continuous processing systems</i> , Management Science, volume 7, pages 379–392, 1961.
[GWS90]	G. Gielen, H. Walscharts, W. Sansen: <i>Analog circuit design optimiza-</i> <i>tion based on symbolic simulation and simulated annealing</i> , IEEE Journal of Solid-State Circuits, volume 25(3), pages 707–713, June 1990.
[GZEA01]	H. Graeb, S. Zizala, J. Eckmueller, K. Antreich: <i>The sizing rules method for analog integrated circuit design</i> , in: <i>Proceedings of the IEEE/ACM International Conference on Computer-Aided Design</i> , pages 343–349, November 2001.
[Has01]	A. Hastings: The Art of Analog Layout, Prentice Hall, 2001.
[HDC <sup>+</sup> 04]	Q. Hao, S. Dong, S. Chen, X. Hong, Y. Su, Z. Qu: <i>Constraints generation for analog circuits layout</i> , in: <i>IEEE International Conference on Communications, Circuits and Systems</i> , volume 2, pages 1339–1343, June 2004.
[Hey04]	P. Heydari: <i>Analysis of the PLL jitter due to power/ground and substrate noise</i> , IEEE Transactions on Circuits and Systems I: Regular Papers, volume 51(12), pages 2404–2416, December 2004.
[HG11]	H. Habal, H. Graeb: <i>Constraint-based layout-driven sizing of analog circuits</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 30(8), pages 1089–1102, August 2011.
[HHC <sup>+</sup> 00]	X. Hong, G. Huang, Y. Cai, J. Gu, S. Dong, CK. Cheng, J. Gu: <i>Corner block list: an effective and efficient topological representation of non-slicing floorplan</i> , in: <i>Proceedings of the IEEE/ACM international conference on Computer-aided design</i> , pages 8–12, 2000.
[HJBRS05]	R. Hartono, N. Jangkrajarng, S. Bhattacharya, C. Richard Shi: <i>Automatic device layout generation for analog layout retargeting</i> , in: <i>Proceedings of the 18th IEEE International Conference on VLSI Design</i> , pages 457–462, January 2005.
[HMF05]	H. Habal, K. Mayaram, T. Fiez: <i>Accurate and efficient simulation of syn-</i> <i>chronous digital switching noise in systems on a chip</i> , IEEE Transactions on Very Large Scale Integration (VLSI) Systems, volume 13(3), pages 330– 338, March 2005.
[HRC89]	R. Harjani, R. Rutenbar, L. Carley: <i>OASYS: A framework for analog circuit synthesis</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 8, pages 1247–1266, 1989.

- [HRM08] J. Hu, J. A. Roy, I. L. Markov: *Sidewinder: a scalable ILP-based router*, in: *Proceedings of the international workshop on System level interconnect prediction*, pages 73–80, 2008.
- [HS73] F. Harary, A. Schwenk: *The number of caterpillars*, Discrete Math, volume 6, pages 359–365, 1973.
- [Inf08] Infineon Technologies AG, *TML Titan Modeling Language*, January 2008.
- [Ins10] A. Inselberg: *Parallel coordinates: Visual multidimensional geometry and its applications*, ACM Special Interest Group on Software Engineering Notes, volume 35, pages 39–39, May 2010.
- [JZB<sup>+</sup>06] N. Jangkrajarng, L. Zhang, S. Bhattacharya, N. Kohagen, C.-J. Shi: *Template-based parasitic-aware optimization and retargeting of analog and rf integrated circuit layouts,* in: *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design,* pages 342–348, November 2006.
- [KCJ<sup>+</sup>00] K. Kundert, H. Chang, D. Jefferies, G. Lamant, E. Malavasi, F. Sendig: *Design of mixed-signal systems-on-a-chip*, IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 19(12), pages 1561–1571, December 2000.
- [KD95] K. Krishna, S. Director: The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability, IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 14(12), pages 1557–1568, December 1995.
- [Kes95] G. Kesidis: *Analog optimization with Wong's stochastic neural network*, IEEE Transactions on Neural Networks, volume 6(1), pages 258–260, January 1995.
- [KKC<sup>+</sup>08] H.-S. Kim, J. Kim, C. Chung, J. Lim, J. Jeong, J. H. Joe, J. Park, K.-W. Park, H. Oh, J. S. Yoon: *Effects of parasitic capacitance, external resistance, and local stress on the RF performance of the transistors fabricated by standard 65-nm cmos technologies*, IEEE Transactions on Electron Devices, volume 55(10), pages 2712–2717, October 2008.
- [KL00] S. Kapur, D. Long: Large-scale capacitance calculation, in: Proceedings of the Design Automation Conference, pages 744–749, 2000.
- [KLBS01] W. Kao, C.-Y. Lo, M. Basel, R. Singh: *Parasitic extraction: current state* of the art and future trends, Proceedings of the IEEE, volume 89(5), pages 729–739, May 2001.
- [KR93] D. J. Klein, M. Randi: *Resistance distance*, Mathematical Chemistry, volume 12(1), pages 81–95, 1993.
- [KSH94] M. Kole, J. Smit, O. Herrmann: Modeling symmetry in analog electronic circuits, in: IEEE International Symposium on Circuits and Systems, volume 1, pages 315–318, May 1994.

[Kun95a]	K. S. Kundert: <i>The Designer's Guide to SPICE &amp; SPECTRE</i> , Kluwer Academic Publishers, 1995.
[Kun95b]	K. S. Kundert: <i>The Designer's Guide to Spice and Spectre</i> , Kluwer Academic Publishers, Norwell, MA, USA, 1995.
[KWY96]	T. Koide, S. Wakabayashi, N. Yoshida: <i>Pin assignment with global rout-</i> <i>ing for VLSI building block layout</i> , IEEE Transactions on Computer- Aided Design of Integrated Circuits, volume 15(12), pages 1575–1583, December 1996.
[LBSG07]	B. Linares-Barranco, T. Serrano-Gotarredona: <i>On an efficient CAD implementation of the distance term in Pelgrom's mismatch model</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 26(8), pages 1534–1538, August 2007.
[LCL09]	PH. Lin, YW. Chang, SC. Lin: <i>Analog placement based on symmetry-island formulation</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 28, pages 791–804, June 2009.
[LD81]	M. R. Lightner, S. W. Director: <i>Multiple criterion optimization for the de-</i> <i>sign of electronic circuits</i> , IEEE Transactions on Circuits and Systems I, volume 28(3), pages 169–179, March 1981.
[LD89]	K. Low, S. Director: <i>A new methodology for the design centering of ic fab-</i> <i>rication processes,</i> in: <i>IEEE International Conference on Computer-Aided</i> <i>Design, Digest of Technical Papers,</i> pages 194–197, November 1989.
[LDH <sup>+</sup> 08]	J. Liu, S. Dong, X. Hong, Y. Wang, O. He, S. Goto: <i>Symmetry constraint based on mismatch analysis for analog layout in SOI technology</i> , in: <i>Proceed-ings of the Asia and South Pacific Design Automation Conference</i> , pages 772–775, March 2008.
[LGS95]	K. Lampaert, G. Gielen, W. Sansen: <i>A performance-driven placement tool for analog integrated circuits</i> , IEEE Journal of Solid-State Circuits, volume 30(7), pages 773–780, July 1995.
[LGXP04]	X. Li, P. Gopalakrishnan, Y. Xu, L. T. Pileggi: <i>Robust analog RF circuit design with projection-based posynomial modeling</i> , in: <i>Proceedings of the IEEE/ACM International Conference on Computer-Aided Design</i> , pages 855–862, November 2004.
[LHC86]	K. Lakshmikumar, R. Hadaway, M. Copeland: <i>Characterisation and modeling of mismatch in MOS transistors for precision analog design</i> , IEEE Journal of Solid-State Circuits, volume 21(6), pages 1057–1066, December 1986.
[LHI09]	TY. Lo, CC. Hung, M. Ismail: <i>A wide tuning range GmC filter for multi- mode CMOS direct-conversion wireless receivers</i> , IEEE Journal of Solid- State Circuits, volume 44(9), pages 2515–2524, September 2009.

[LJX <sup>+</sup> ]	W. Liu, X. Jin, X. Xi, J. Chen, MC. Jeng, Z. Liu, Y. Cheng, K. Chen, M. Chan, K. Hui, J. Huang, R. Tu, P. K, Ko, C. Hu: <i>BSIM3v3.3 MOSFET Model</i> , Available at www.device.eecs.berkeley.edu/ bsim3.
[LZ10]	Z. Liu, L. Zhang: A performance-constrained template-based layout retar- geting algorithm for analog integrated circuits, in: Proceedings of the 15th Asia and South Pacific Design Automation Conference, pages 293–298, Jan- uary 2010.
[Mag06]	Magma Design Automation, Inc, Available at www.magma-da.com, <i>QuickCap</i> , 2006.
[Mar63]	D. W. Marquardt: <i>An algorithm for least-squares estimation of nonlinear parameters</i> , Journal of the Society for Industrial and Applied Mathematics, volume 11(2), pages 431–441, 1963.
[Mata]	MathWorks, Available at www.mathworks.com, <i>Simulink – Simulation and Model-Based Design</i> .
[Matb]	MathWorks, Available at www.mathworks.com, <i>Simulink RF Toolbox</i> 2.8.
[MCFSV96]	E. Malavasi, E. Charbon, E. Felt, A. Sangiovanni-Vincentelli: <i>Au-tomation of IC layout with analog constraints</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 15(8), pages 923–942, August 1996.
[MCR00]	T. Mukherjee, L. Carley, R. Rutenbar: <i>Efficient handling of operating range and manufacturing line variations in analog cell synthesis</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 19(8), pages 825–839, August 2000.
[MFDCRV94]	F. Medeiro, F. V. Fernandez, Dominguez-Castro, A. Rodriguez- Vasquez: <i>A statistical optimization-based approach for automated sizing of</i> <i>analog cells</i> , in: <i>Proceedings of the IEEE/ACM International Conference on</i> <i>Computer-Aided Design</i> , 1994.
[MFNK96]	H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani: VLSI module place-

- [MFNK96] H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani: *VLSI module placement based on rectangle-packing by the sequence-pair*, IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 15(12), pages 1518–1524, December 1996.
- [MGS07] D. Mueller, H. Graeb, U. Schlichtmann: *Trade-off design of analog circuits* using goal attainment and "wave front" sequential quadratic programming, in: *Proceedings of the conference on Design, automation and test in Europe*, pages 75–80, 2007.
- [MGS08] T. Massier, H. Graeb, U. Schlichtmann: *The sizing rules method for CMOS and bipolar analog integrated circuit synthesis*, IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 27(12), pages 2209–2222, December 2008.

[MI92]	C. Michael, M. Ismail: <i>Statistical modeling of device mismatch for analog MOS integrated circuits</i> , IEEE Journal of Solid-State Circuits, volume 27(2), pages 154–166, February 1992.
[MV01]	P. Mandal, V. Visvanathan: <i>CMOS Op-Amp sizing using a geometric pro-</i> <i>gramming formulation</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 20(1), pages 22–38, January 2001.
[MYP07]	Q. Ma, E. F. Y. Young, K. P. Pun: Analog placement with common centroid constraints, in: Proceedings of the IEEE/ACM international conference on Computer-aided design, pages 579–585, 2007.
[Nag75]	L. W. Nagel: <i>SPICE2: A computer program to simulate semiconductor circuits,</i> Technical report, University of California, Berkeley, Electronic Research Lab., May 1975.
[Nes83]	Y. Nesterov: A method of solving a convex programming problem with convergence rate $o(1/k^2)$ , Soviet Mathematics Doklady, volume 2(27), pages 372–376, 1983.
[NFMK96]	S. Nakatake, K. Fujiyoshi, H. Murata, Y. Kajitani: Module place- ment on BSG-structure and IC layout applications, in: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 484–491, November 1996.
[NRSVT88]	W. Nye, D. Riley, A. Sangiovanni-Vincentelli, A. Tits: <i>DELIGHT.SPICE: An optimization-based system for the design of integrated circuits,</i> IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 7, pages 501–519, April 1988.
[NSS85]	S. Nahar, S. Sahni, E. Shragowitz: <i>Experiments with simulated annealing</i> , in: <i>Proceedings of the 22nd ACM/IEEE Conference on Design Automation</i> , pages 748–752, 1985.
[OBA+03]	B. Owens, P. Birrer, S. Adluri, R. Shreeve, S. Arunachalam, H. Habal, S. Hsu, A. Sharma, K. Mayaram, T. Fiez: <i>Strategies for simulation, measurement and suppression of digital noise in mixed-signal circuits</i> , in: <i>Proceedings of the IEEE Custom Integrated Circuits Conference</i> , pages 361–364, September 2003.
[OCP98]	A. Odabasioglu, M. Celik, L. Pileggi: <i>PRIMA: passive reduced-order in-</i> <i>terconnect macromodeling algorithm</i> , IEEE Transactions on Computer- Aided Design of Integrated Circuits, volume 17(8), pages 645–654, Au- gust 1998.
[ORC96]	E. Ochotta, R. Rutenbar, L. Carley: <i>Synthesis of high-performance analog circuits in ASTRX/OBLX</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 15(3), pages 273–294, March 1996.
[Par06]	V. Pareto: <i>Manuale d'economia politica,</i> Societa Editrice Libratia, Milano, 1906.

[PCL96]	J. Phillips, E. Chiprout, D. Ling: <i>Efficient full-wave electromagnetic anal-</i> <i>ysis via model-order reduction of fast integral transforms,</i> in: <i>Proceedings of</i> <i>the 33rd Design Automation Conference,</i> pages 377–382, June 1996.
[PCLX01]	Y. Pang, CK. Cheng, K. Lampaert, W. Xie: <i>Rectilinear block packing using O-tree representation</i> , in: <i>Proceedings of the International Symposium on Physical Design</i> , pages 156–161, 2001.
[PDML94]	J. Power, B. Donnellan, A. Mathewson, W. Lane: <i>Relating statistical MOSFET model parameter variabilities to ic manufacturing process fluctua- tions enabling realistic worst case design</i> , IEEE Transactions on Semicon- ductor Manufacturing, volume 7(3), pages 306–318, August 1994.
[PDW89]	M. Pelgrom, A. Duinmaijer, A. Welbers: <i>Matching properties of MOS transistors</i> , IEEE Journal of Solid-State Circuits, volume 24(5), pages 1433–1439, October 1989.
[PG11]	M. Pehl, H. Graeb: <i>An SQP and Branch-and-Bound Based Approach for Discrete Sizing of Analog Circuits</i> , chapter 13, pages 297–316, InTech, February 2011.
[PKR+00]	R. Phelps, M. Krasnicki, R. Rutenbar, L. Carley, J. Hellums: <i>Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search,</i> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 19(6), pages 703–717, June 2000.
[PMGS08]	M. Pehl, T. Massier, H. Graeb, U. Schlichtmann: <i>A random and pseudo- gradient approach for analog circuit sizing with non-uniformly discretized</i> <i>parameters</i> , in: <i>IEEE International Conference on Computer Design</i> , pages 188–193, October 2008.
[PS05]	J. Phillips, L. Silveira: <i>Poor man's TBR: a simple model reduction scheme,</i> IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 24(1), pages 43–55, January 2005.
[PT03]	Y. Palaskas, Y. Tsividis: <i>Dynamic range optimization of weakly nonlinear, fully balanced, Gm-C filters with power dissipation constraints,</i> IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, volume 50(10), pages 714–727, October 2003.
[PV09]	A. Pradhan, R. Vemuri: <i>Efficient synthesis of a uniformly spread layout aware pareto surface for analog circuits,</i> in: <i>Proceedings of the 22nd IEEE International Conference on VLSI Design,</i> pages 131–136, January 2009.
[Pyt09]	Python v2.7.2 documentation, Available at docs.python.org, 2009.
[PZG10]	M. Pehl, M. Zwerger, H. Graeb: <i>Sizing analog circuits using an sqp and branch and bound based approach,</i> in: <i>IEEE International Conference on Electronics, Circuits and Systems,</i> December 2010.
[RGR07]	R. Rutenbar, G. Gielen, J. Roychowdhury: <i>Hierarchical modeling, opti-</i> <i>mization, and synthesis for system-level analog and RF designs,</i> Proceed- ings of the IEEE, volume 95(3), pages 640–669, March 2007.

[RM08]	J. Roy, I. Markov: <i>High-performance routing at the nanometer scale</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 27(6), pages 1066–1077, June 2008.
[Sax07]	P. Saxena: <i>Routing Congestion in VLSI Circuits: Estimation and Optimiza-</i> <i>tion,</i> Springer Publishing Company, Incorporated, 2007.
[SCP07]	A. Somani, P. Chakrabarti, A. Patra: <i>An evolutionary algorithm-based approach to automated design of analog and rf circuits using adaptive normalized cost functions</i> , IEEE Transactions on Evolutionary Computation, volume 11(3), pages 336–353, June 2007.
[SEG <sup>+</sup> 08]	M. Strasser, M. Eick, H. Graeb, U. Schlichtmann, F. M. Johannes: <i>Deter-</i> <i>ministic analog circuit placement using hierarchically bounded enumeration</i> <i>and enhanced shape functions,</i> in: <i>Proceedings of the IEEE/ACM Interna-</i> <i>tional Conference on Computer-Aided Design,</i> pages 306–313, November 2008.
[SEGA99]	R. Schwencker, J. Eckmueller, H. Graeb, K. Antreich: <i>Automating the sizing of analog CMOS circuits by consideration of structural constraints,</i> in: <i>Proceedings of the IEEE Conference on Design, Automation and Test in Europe,</i> pages 323–327, 1999.
[SGA07]	G. Stehr, H. Graeb, K. Antreich: <i>Analog performance space exploration by Normal-Boundary intersection and by Fourier-Motzkin Elimination</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 26(10), pages 1733–1748, October 2007.
[SH68]	H. Shichman, D. Hodges: <i>Modeling and simulation of insulated-gate field-effect transistor switching circuits</i> , IEEE Journal of Solid-State Circuits, volume 3(3), pages 285–289, September 1968.
[SK06]	B. Suman, P. Kumar: <i>A survey of simulated annealing as a tool for sin-</i> <i>gle and multiobjective optimization,</i> Journal of the Operational Research Society, volume 57, pages 1143–1160, October 2006.
[Soo08]	T. Soorapanth: <i>Multi-objective analog design via geometric programming,</i> in: <i>Proceedings of the 5th International IEEE Conference on Electrical Engi-</i> <i>neering, Electronics, Computer, Telecommunications and Information Tech-</i> <i>nology,</i> volume 2, pages 729–732, May 2008.
[SPS+03]	G. Stehr, M. Pronath, F. Schenkel, H. Graeb, K. Antreich: <i>Initial sizing of analog integrated circuits by centering within topology-given implicit spec-ifications</i> , Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 241–246, 2003.
[SSGA00]	R. Schwencker, F. Schenkel, H. Graeb, K. Antreich: <i>The generalized boundary curve</i> — <i>a common method for automatic nominal design center-ing of analog circuits</i> , in: <i>Proceedings of the IEEE Conference on Design</i> , <i>Automation and Test in Europe</i> , pages 42–47, 2000.

- [SSKJ87] B. Sheu, D. Scharfetter, P.-K. Ko, M.-C. Jeng: *BSIM: Berkeley short-channel IGFET model for MOS transistors,* IEEE Journal of Solid-State Circuits, volume 22(4), pages 558–566, August 1987.
- [SYL09] C.-W. Sham, E. F. Y. Young, J. Lu: *Congestion prediction in early stages of physical design*, ACM Transactions on Design Automation of Electronic Systems, volume 14, pages 12:1–12:18, January 2009.
- [TB97] L. N. Trefethen, D. Bau: *Numerical Linear Algebra*, SIAM, 1997.
- [tec09] *International Technology Roadmap for Semiconductors,* Available at www.public.itrs.net, 2009.
- [Tre96] L. N. Trefethen: *Finite Difference and Spectral Methods for Ordinary and Partial Differential Equations,* Available at web.comlab.ox.ac.uk/oucl/work/nick.trefethen, 1996.
- [vdS10] A. van der Schaft: Characterization and partial synthesis of the behavior of resistive circuits at their terminals, Systems & Control Letters, volume 59(7), pages 423–428, 2010.
- [vHBD<sup>+</sup>02] M. van Heijningen, M. Badaroglu, S. Donnay, G. Gielen, H. De Man: Substrate noise generation in complex digital systems: efficient modeling and simulation methodology and experimental verification, IEEE Journal of Solid-State Circuits, volume 37(8), pages 1065–1072, August 2002.
- [VLR] *Verilog-AMS Language Reference Manual: Analog & Mixed-Signal Extensions to Verilog-HDL – version 2.1.,* Available at www.verilog-ams.com.
- [VLv<sup>+</sup>95] P. Veselinovic, D. Leenaerts, W. van Bokhoven, F. Leyn, G. Gielen, W. Sansen: A flexible topology selection program as part of an analog synthesis system, in: Proceedings of the European Design and Test Conference, pages 119–123, 1995.
- [WCC03] G.-M. Wu, Y.-C. Chang, Y.-W. Chang: Rectilinear block placement using b\*-trees, ACM Transactions on Design Automation of Electronic Systems, volume 8, pages 188–202, April 2003.
- [Wei02] J. A. C. Weideman: *Numerical integration of periodic functions: A few examples,* The American Mathematical Monthly, volume 109(1), pages 21–36, 2002.
- [WVN<sup>+</sup>06] M. White, D. Vu, D. Nguyen, R. Ruiz, Y. Chen, J. Bernstein: Product reliability trends, derating considerations and failure mechanisms with scaled CMOS, IEEE International Integrated Reliability Workshop Final Report, pages 156–159, September 2006.
- [XY09] L. Xiao, E. F. Y. Young: Analog placement with common centroid and 1-D symmetry constraints, in: Proceedings of the Asia and South Pacific Design Automation Conference, pages 353–360, 2009.

[YD09]	E. Yilmaz, G. Dundar: <i>Analog layout generator for CMOS circuits</i> , IEEE Transactions on Computer-Aided Design of Integrated Circuits, volume 28(1), pages 32–45, January 2009.
[YKC <sup>+</sup> 05]	WK. Yeh, CC. Ku, SM. Chen, YK. Fang, C. Chao: <i>Effect of extrinsic impedance and parasitic capacitance on figure of merit of RF MOSFET</i> , IEEE Transactions on Electron Devices, volume 52(9), pages 2054–2060, September 2005.
[YL08]	G. Yu, P. Li: Yield-aware hierarchical optimization of large analog inte- grated circuits, in: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 79–84, November 2008.
[YLWH04]	W. Yu, L. Li, Z. Wang, X. Hong: <i>Improved 3-d hierarchical interconnect capacitance extraction for the analog integrated circuit</i> , in: <i>IEEE International Conference on Communications, Circuits and Systems</i> , volume 2, pages 1305–1309, June 2004.
[YP02]	B. Yang, J. Phillips: <i>Time-domain steady-state simulation of frequency-</i> <i>dependent components using multi-interval chebyshev method,</i> in: <i>Proceed-</i> <i>ings of the 39th Design Automation Conference,</i> pages 504–509, 2002.
[YZ08]	Y. Yang, H. Zhang: <i>Some rules on resistance distance with applications</i> , Journal of Physics A: Mathematical and Theoretical, volume 41(44), pages 445203, 2008.
[ZS02]	T. Zhang, S. S. Sapatnekar: <i>Optimized pin assignment for lower routing congestion after floorplanning phase,</i> in: <i>Proceedings of the international workshop on System-level interconnect prediction,</i> pages 17–21, 2002.

## Nomenclature

- $\mathcal{S}$ Set S
- $|\mathcal{S}|$ Cardinality of set S
- $\mathbb{R}$ The set of real numbers
- $\mathbb{N}$ The set of natural numbers
- Scalar *x* x
- $x^a$ Specific value of scalar *x* from a predefined set
- Absolute value of scalar *x* |x|
- |x|Round scalar *x* to the nearest integer
- b Vector **b**
- d Cardinality of vector **d**
- $\mathbf{b}^{a}$ Specific value of vector **b** from a predefined set
- *k*-th (scalar) element of vector **b**  $\mathbf{b}[k]$
- $\mathbf{b}^{a}[k]$  $\mathbf{b}^{T}$ *k*-th (scalar) element of  $\mathbf{b}^{a}$
- Transpose of vector **b**
- ||d|| Euclidean norm of vector **d**
- $abs(\mathbf{b})$  $|abs(\mathbf{d})| = |\mathbf{b}|$ ; for all  $1 \le i \le |\mathbf{b}|$ ,  $abs(\mathbf{d})[i] = |\mathbf{d}[i]|$
- $|\mathbf{a}| = |\mathbf{b}|$ ; for all  $1 \le i \le |\mathbf{a}|, a_i \le b_i$  $\mathbf{a} \prec \mathbf{b}$
- $a \prec b$  $|\mathbf{a}| = |\mathbf{b}|$ ;  $\mathbf{a} \leq \mathbf{b}$ ; for some  $1 \leq i \leq |\mathbf{b}|$ ,  $a_i < b_i$
- Α Matrix A
- Cardinality of matrix A
- $\mathbf{A}^{a}$ Specific value of matrix A from a predefined set
- (Scalar) element of matrix A at the *i*-th row and *j*-th column  $\mathbf{A}[i, j]$
- $\mathbf{A}[i]$ Vector equal to the *i*-th row of matrix **A**
- $\mathbf{A}^{a}[i, j]$ (Scalar) element of matrix  $\mathbf{A}^{a}$  at the *i*-th row and *j*-th column
- $\mathbf{A}^{a}[i]$ Vector equal to the *i*-th row of matrix  $\mathbf{A}^{a}$
- $\mathbf{A}^{T}$ Transpose of matrix A
- $\mathbf{A}^{-1}$ Inverse of Matrix A
- $\mathbf{A}^+$ Moore-Penrose pseudoinverse of Matrix A
- 0 Zero-valued vector or matrix; cardinality is inferred from context
- 1 Vector with all elements equal to 1; cardinality is inferred from context
- Vector with *k*-th element equal to 1, other elements equal to 0 **e**<sub>*k*</sub>

# **List of Figures**

1.1	Simulator and optimizer interaction in automatic circuit sizing	5
1.2	Backtracking in the basic analog design flow	7
1.3	Analog design flow with layout-driven circuit sizing	9
2.1	NMOS differential pair	18
3.1	Cross section and layout of an NMOS transistor	24
4.1	New automatic layout synthesis flow	32
4.2	Layout parameters mapped to the layout of an NMOS transistor	33
4.3	Multiple device layouts for the same value of design parameters	34
4.4	Device example: $W_{\text{error}}$ vs. $n_f$ for $W = 100 \mu \text{m}$ and $L = 0.7 \mu \text{m}$	38
4.5	Common centroid configurations for two matched NMOS devices	40
4.6	Minimum margins between three devices	46
4.7	Pareto-optimal set of circuit placements	48
4.8	Circuit placements with unsatisfied geometric specifications	49
4.9	Plot of the modified area for a set of placements	50
4.10	A total order relation is applied to a set of placements	52
	Placement routing with predefined pin locations	54
4.12	Two additional pin assignment options	54
4.13	NMOS differential pair in common centroid layout	58
	Routing resistance network definitions	61
	Example effective resistance space	67
4.16	Example effective resistance space: rescaling of $\mathbf{R}^{u}$ to satisfy the elec-	
	trical constraints	68
	Example resistor space: the set of solutions to $(4.67)$ are indicated $\ldots$	70
	Example resistor space: the solution to (4.68) is indicated	71
4.19	Example tree with the maximum possible number of edges	74
5.1	The effect of circuit design parameter discretization and layout synthesis on PSRR	98
5.2		100
6.1		112
6.2		113
6.3		113
6.4	Tunable operational transconductance amplifier (TOTA) topology	115

TOTA transconductance, $G_m$ , versus tuning current, $I_{tune}$	117
Miller operational amplifier (MOA) topology	120
MOA topology with identified analog functional sub-blocks	120
MOA topology with superimposed placement constraints	122
Difference between estimated and actual area during FC-OA sizing	127
B*-trees used during FC-OA layout-driven sizing	129
FC-OA circuit layout example	130
TOTA circuit layout example	133
MOA Pareto-optimal performance tradeoffs	135
MOA circuit layout example	138
	Miller operational amplifier (MOA) topology

# **List of Tables**

1.1	Performances and specifications of a CMOS operational amplifier	8
2.1	CMOS device design parameters	14
2.2	Sizing rules of an NMOS differential pair based on [MGS08]	19
3.1	Layout techniques for matched CMOS devices	26
4.1	CMOS device layout parameters	33
4.2	Combinations of $n_f$ and $M$ that satisfy the geometrical constraints	41
4.3	Ranking the combinations of $n_f$ and $M$ for matched devices	43
4.4	Post-layout electrical sizing rules of an NMOS differential pair	59
6.1	FC-OA test benches and electrical performances	114
6.2	TOTA test benches and electrical performances	119
6.3	1	123
6.4	FC-OA circuit sizing results	126
6.5	FC-OA computational cost of circuit sizing	128
6.6	Comparison of FC-OA placement structure pre and post layout-driven	
	sizing	129
6.7	TOTA circuit sizing results	131
6.8	1 0	132
6.9	MOA circuit sizing results	134
6.10	MOA computational cost of circuit sizing	137

### **Abstract in German**

Vorgestellt wird ein Verfahren zur automatischen Synthese analoger Schaltungen ausgehend von einer Netzliste und einer Menge von Entwurfsparametern. Die neue Methode basiert ausschließlich auf Entwurfs-, Platzierungs- und Verdrahtungsbedingungen, und benötigt, im Gegensatz zu existierenden Verfahren, keine Layout-Vorlagen. Die Synthese ist Teil einer nichtlinearen, Layout-orientierten Optimierung zur Schaltungsdimensionierung. Das Verfahren wurde zur Layout-orientierten Dimensionierung von mehreren CMOS-Schaltungen, darunter ein großes Analog-Subsystem mit 52 Transistoren, angewandt. Im Vergleich zu Verfahren, die Platzierung und Verdrahtung nicht berücksichtigen, konnten deutliche Verbesserungen hinsichtlich der Erfüllung der Optimierungsziele erreicht werden.