DOI: 10.1002/((please add manuscript number)) Article type: Communication

Controlling surface carrier density via a PEDOT:PSS gate: An application to the study of silicon-dielectric interface recombination

Ruy Sebastian Bonilla*

Dr R. S. Bonilla. Department of Materials, University of Oxford, Parks Rd, Oxford, OX1 3PH, United Kingdom E-mail: sebastian.bonilla@materials.ox.ac.uk

Keywords: surface recombination, photo-conductance decay, silicon solar cells, field effect, surface passivation

This communication reports a technique to control the surface carrier population of silicon during photo-conductance decay measurements, by using a semi-transparent PEDOT:PSS gate. The potential of this technique has been demonstrated by characterizing carrier-dependent surface recombination of 1 Ω cm n-type float zone silicon, passivated with dielectric stack layers of either SiO₂, SiO₂/SiN_x, a-Si/SiO_x, a-Si/SiO_x/SiN_x, AlO_x, or AlO_x/SiN_x. Carrier density at the Si-dielectric interface has been controlled from heavy inversion to heavy accumulation regimes despite leakage currents. This has provided insightful information into the recombination activity at the silicon surface.

Introduction

Surface recombination remains a major factor limiting the performance of silicon solar cells. Characterizing and understanding how surface recombination depends on carrier density is required to minimize such losses.^[1–3] It can lead to the optimization of the passivating surface layers that control carrier population, and thus minimize interface recombination.^[4–6] This is especially important in the recently developed passivating contact technology, where the surface carrier population determines the selectivity of the contact.^[7,8] Through careful tuning, a surface layer can allow the transmission of one carrier type, while preventing the opposite

carrier to access recombination sites.^[6,9,10] The ability of such a layer to control the surface carrier density is governed by the work function and the fixed charge concentration of such layers.^[11] The precise control of the dielectric charge is therefore of great interest to the silicon photovoltaics field. This is particularly important since passivating selective contacts are regarded as extremely promising for future silicon-based single and tandem junction devices.^[11]

The accurate characterization of dielectric fixed charge, and its influence on interface recombination, has long been a cumbersome task. It requires techniques that control carrier concentration in the space charge region, such as capacitance-voltage and corona discharge deposition. However, dielectric conduction largely hinders accurate capacitance-voltage measurements, and it influences charge stability when using corona discharge. To address this, a biased metal gate can be used on the dielectric to control and measure recombination rate as a function of surface carrier density. This method creates a metal-insulator-semiconductor structure, with the weakness of having an opaque electrode that impedes light injection of carriers and photo-conductance measurements, thus obstructing the characterization of, for example, minority carrier effective lifetime.

Attempts to overcome these issues have been previously proposed using: (i) Semi-transparent metal electrodes, requiring ultrathin controlled deposition of palladium^[12] or aluminum.^[13] (ii) Semi-transparent polysilicon gates in combination with *pn* diodes in complex 2-dimensional systems.^[2] And (iii) an opaque gate at the rear of the specimen and light injection from the front in a photoluminescence^[14–16], or microwave detected photoconductivity systems.^[17,18] These methods rely on assumptions or models of the carrier flux inside the test structures, and are thus indirect. In this communication, I present a fast and simple sample preparation and measuring methodology that allows control of the surface carrier population using a

semitransparent gate. In turn this enables direct measurements of surface recombination as a function of the surface carrier population. This method can readily be used to extract the interface built-in potential that arises from fixed charge and work-function differences, thus providing insightful information into the carrier dynamics at the silicon-dielectric interface. Its potential has been demonstrated by characterizing carrier dependent surface recombination and built-in potential in six passivating dielectric layers on silicon. These have been selected since they are of great interest for today's silicon photovoltaics research and industry. These include SiO₂, SiO₂/SiN_x, a-Si/SiO_x, a-Si/SiO_x/SiN_x, AlO_x, and AlO_x/SiN_x.

Experimental Section

PEDOT: PSS contact bias in photo-conductance measurements: The new technique proposed in this communication is pictured in Figure 1.a. Two spring-loaded probes connect a source measurement unit (SMU) to a gate electrode at the front and rear of the specimen. The structure is placed on a photo-conductance decay system to measure effective lifetime while the gate is biased. Here an Agilent B2901A SMU, and a Sinton WCT 120 lifetime tester were used. The SMU is first set to a steady voltage bias, while both current and voltage are logged. A lifetime measurement is then obtained using the transient method, with 1/64 s flash time. The quasi-steady-state method was not used here since all samples showed sufficiently high lifetimes. The specimen comprised bulk silicon which is double sided coated with a dielectric layer (5-100 nm), on which a layer of Poly(3,4-ethylenedioxythiophene)poly(styrenesulfonate) (PEDOT:PSS) is deposited and cured. Sigma Aldrich 3.0-4.0wt% in H₂O PEDOT:PSS solution was used. Samples were coated by painting the PEDOT:PSS solution on the specimen using a standard painting brush. The solution was immediately cured by placing the specimen on a hot plate at 70 ± 5 °C for 2 min, under an extracted hood. This process was repeated on each side. The influence of the deposition conditions were explored by using two variations to the PEDOT:PSS. In the first specimens were painted with two

layers, each layer cured independently after deposition. For the second, specimens were spin coated, instead of painted, with PEDOT:PSS at 1000 rpm for 60 s prior to curing. The optical properties of the painted PEDOT:PSS were characterized using a Flame-NIR Spectrometer by Ocean Optics, and a Deuterium-Halogen Light Source. A quartz glass was painted and cured in the same manner as the silicon specimens, and used to characterize the average, minimum and maximum transmittance of the PEDOT:PSS layers deposited. The transmittance for such PEDOT:PSS layers is shown in Figure 1.b. Here, the typical filtered and unfiltered spectrum of the flash lamp used for lifetime photo conductance measurements has been included. Figure 1.b shows that the PEDOT:PSS layers produced here reduced the incident light on average by 50%. Despite this, it is easily possible to generate a substantial amount of photo-injected carriers, which makes this method rather attractive.



Figure 1. (a) Schematic of measurement set up including a semi-transparent PEDOT:PSS gated symmetrical specimen, (b) Optical transmittance of the PEDOT:PSS film used here.

Specimen details: The potential of this technique has been evaluated as follows. Double-side polished, <100>, 1 Ω cm, 200 μ m thich, n-type float zone silicon wafers were used. These were coated on both sides with a dielectric layer stack following an RCA clean. The dielectrics studied here are:

Thermal silicon dioxide (SiO₂), grown at 850 °C or 1050 °C to produce 10 or 100 nm thick layers, in a dichloroethylene/oxygen atmosphere.^[19] Plasma enhanced chemical vapor

deposited (PECVD) silicon nitride (SiN_x) using a Roth&Rau SiNA XS system, with silane and ammonia as precursors.^[20,21] PECVD amorphous silicon (a-Si) using silane and hydrogen as precursors.^[21,22] PECVD silicon oxide (SiO_x) using silane and nitrous oxide as precursors.^[21,22] And lastly, plasma-assisted atomic layer deposited (PA-ALD) aluminum oxide using a Oxford Instruments OpAL reactor.^[23] A 425 °C, 25 min forming gas anneal was applied to a subset of SiO₂ and AlO_x passivated specimens.

These dielectric stacks were combined to form single, double and triple layers as summarized in Table 1. The PEDOT:PSS film was coated and cured, and its sheet resistance measured 30 times across the \sim 50 cm² area, on both sides, using the four-point probe method with gold spring loaded probes, spaced by 2.54 mm. The resulting sheet resistance of each PEDOT:PSS layer on top of a dielectric stack is summarized in Table 1.

Surface charge density characterization: Using Gauss' law for a parallel plate capacitor the charge present on the gate contact Q_{gate} , held at a V_{bias} potential, can be calculated as:

$$Q_{gate} = \frac{\varepsilon_0 K_{ins}}{t_{ins}} (V_{gate} - \frac{\Phi_{MS}}{q}) \tag{1}$$

Where $\varepsilon_0 K_{ins}/t_{ins}$ is the insulator stack capacitance.^[24] This quantity is equivalent to the mirror charge present at the surface of the silicon either as surface states Q_{it} or space charge region Q_{scr} , plus any fixed charge in the dielectric stack Q_f :

$$Q_{si} + Q_f = Q_{it} + Q_{scr} + Q_f = -Q_{gate}$$
⁽²⁾

Where Q_{Si} denotes the total charge density at the silicon surface. Q_{gate} was here calculated from the applied gate bias, subtracting a 0.53 V work function difference between the PEDOT:PSS and the 1 Ω cm Si. A nominal PEDOT:PSS work function of 4.85 eV was

used.^[25] A Keysight E4980A LCR meter was used to conduct capacitance-voltage (CV) measurements at 10 kHz, and thus extract the dielectric stack capacitance. Metal-insulator-semiconductor (MIS) structures were fabricated with each of the dielectric stacks. The MIS structure was formed by depositing ~50 nm of pure aluminum in a thermal evaporator through a shadow mask, to form front contacts ~1 mm diameter. Back contacts were formed by removing the rear dielectric stack and spreading Gallium-Indium eutectic. The exact contact area (*A*) of the front Al contacts was measured using calibrated microscope images, and this value used for calculating the equivalent insulator capacitance:

$$\frac{\varepsilon_0 K_{ins}}{t_{ins}} = \frac{C_{ins}}{A} \tag{3}$$

The insulator capacitance was determined in the accumulation regime using the McNutt-Sah method ^[26] with the extension in.^[27] An expansion of these methods is found in ^[28].

Dielectric stack	Synthesis	Nominal Thickness (nm)	Insulator stack capacitance (nF/cm²)	PEDOT:PSS coating condition	Gate sheet resistance (Ω/ sq)
SiO ₂	Thermal growth	100	30.42 ±2.4	Painted, single layer	146 ± 46
SiO ₂	Thermal growth	100	30.42 ±2.4	Painted, double layer	81 ± 45
SiO ₂	Thermal growth	100	30.42 ±2.4	Spin coated, single layer	110 ± 13
SiO ₂ /SiN _x	Thermal growth/PECVD	10/60	63.875 ±5	Painted, single layer	173 ± 64
a-Si/SiO _x	PECVD	8/100	38.42 ±3.07	Painted, single layer	99 ± 50
a-Si/SiO _x /SiN _x	PECVD	8/13/60	71.8 <u>+</u> 5.87	Painted, single layer	186 ± 93
AIO _x	ALD	30	151.342 ±11.8	Painted, single layer	136 ± 40
AIO _x /SiN _x	PA-ALD/PECVD	10/60	71.53 <u>+</u> 3.8	Painted, single layer	164 ± 78

Table 1. Summary of dielectric stacks and PEDOT:PSS gates used in this study

Carrier-dependent surface recombination in Si

The relation between semiconductor surface recombination and carrier population has long been suggested.^[2,3,29] Multiple studies have characterized it experimentally by measuring

effective lifetime and dielectric charge in symmetrically passivated samples.^[5,20,30–32] While effective lifetime in well-controlled specimens can directly render surface recombination,^[33,34] the measurement and variation of dielectric charge is more involved. Such studies are often limited to either a single value of dielectric charge, or a secondary mechanism to vary the charge via for example corona discharge or changes to the deposition parameters. Measuring the charge concentration in corona charged dielectric is affected by leakage,^[35] and changing the deposition parameters produces different Si-dielectric interfaces.^[36,37] These aspects have made a characterization of carrier dependent surface recombination a complex task.

In this communication, the PEDOT:PSS gate has been used to control surface recombination at the dielectric-silicon interface by varying the surface carrier density. This has been carried out for a variety of dielectric passivation layers, all currently used in the production of high performance silicon solar cells, as summarized in Table 1. Figures 2.a and b illustrate the effective lifetime for such double-side passivated specimens, at 10^{15} cm⁻³ minority carrier injection, and as a function of gate charge. Here, it is evident that the concentration of charge carriers can be readily controlled by the bias applied to the PEDOT:PSS gate. This in turn regulates the carriers' access to recombination centers at the interface, and ultimately the effective lifetime of the specimen. By applying a wide range of gate bias voltage, this technique allows measuring the carrier dependent effective lifetime for conditions from strong accumulation, to strong inversion in the surface space charge region of silicon. These measurements are in good agreement with those done using other techniques, for example those reported by Schmidt *et al* in ^[5,38,39], Glunz *et al* in ^[40], and most recently Haug *et al* ^[14–16], and the same author. ^[22,41]



Figure 2. Effective lifetime as a function of gate bias on the surface of the dielectric for ntype 1 Ω cm FZ Si passivated with (a) SiO₂ and SiO₂/SiN_x, (b) a-Si/SiO_x, a-Si/SiO_x/SiN_x, AlO_x and AlO_x/SiN_x layer stacks. Dotted lines indicate the gate charge for maximum recombination. (d) Leakage current as a function of gate bias for all dielectrics here studied.

The use of this technique also provides insights into the passivation quality and embedded fixed charged in these dielectric layers. Table 2 includes a summary of the maximum and minimum effective lifetimes observed. In Figure 2.a it is clear that hydrogenation from FGA or silicon nitride deposition largely improves the chemical passivation of a Si/SiO₂ interface, observed by a higher lifetime minimum. For a Si/a-Si interface, Figure 2.b, the chemical passivation is far better than Si-SiO₂, as widely reported in the literature using other techniques,^[42-45] while for a Si/AlO_x interface the chemical interface is only superior to SiO₂ without PECVD SiN_x hydrogenation. This is clear from the 220 μ s lifetime minimum for the Si/AlO_x interface. The deposition of a PECVD SiN_x on Si/SiO₂, Si/a-Si/SiO_x and Si/AlO_x seems to degrade their maximum attainable lifetime. For oxidized silicon, this can be partly explained by the fact that 10 nm SiO₂ is grown at 850 °C rather than 1050 °C. Recent reports have found that higher temperature oxidation annihilates in-grown defects in FZ silicon, providing a stable and higher quality benchmark for surface passivation studies.^[46–48] For the a-Si and AlO_x structures, this can be explained by the plasma damage occurring during film deposition as has also been reported.^[4,49,50] It is noted that the highest positive bias applied to the AlO_x stacks in Figure 2.b was less than for others in Figures 2. This was due to

degradation of the interface observed as a drop in the effective lifetime when applying higher positive biases, and for this reason heavy accumulation conditions were not measured in the AlO_x samples.

Another aspect evident in Figure 2 relates to the position of the lifetime minima with respect to gate charge. In a Si/SiO₂ interface, the capture cross section for electrons is higher than for holes,^[2,12] and thus a small negative gate charge is required to maximize surface recombination, or minimize lifetime.^[41] In other dielectric-silicon interfaces the capture cross sections can vary, yet the point of maximum recombination normally occurs at $Q_{Si} \sim \pm 2 \times 10^{11}$ q/cm².^[3,41,51,52] This means that the shift in the Q axis in the lifetime curves is due primarily to the dielectric fixed charge. For single SiO₂ layers dielectric charge minimally shifts the curve. This is in agreement with findings of small positive charge concentration in such oxides.^[53] A summary of the estimated charge concentation in the dielectric stack here studied is included in the last column of Table 2. For a SiO₂/SiN_x double-layer, a higher negative gate charge is required since nitride films are known to have a higher built-in concentration of positive charge.^[37] Similar conclusions can be drawn for Si/a-Si interfaces where the presence of a nitride film shifts the curve due to the additional positive charge. For AlO_x films, it is clear that a concentration of negative fixed charge is present in the film. Such charge is still present when a SiN_x film is deposited, yet the presence of the nitride also seems to modify the conduction mechanisms through the dielectric and at the silicon interface. This is evident in the scatter observed for positive bias in Figure 2.b, which originates from charge being injected or extracted from the dielectric, thus quickly modifying the recombination activity at the interface.

Table 2. Summary of effective lifetime and gate bias results in studied dielectric layers.

Dielectric stack	Maximum $ au_{eff}$ (ms) in accumulation	Maximum $ au_{eff}$ (ms) in inversion	Minimum $ au_{eff}$ (ms)	Estimate Q_f (10 ¹² q/cm ²)
------------------	--	---------------------------------------	--------------------------	---

SiO ₂	3.71	1.31	0.0347	+0.3 ±0.2
SiO ₂ (FGA)	6.12	1.48	0.0854	+0.143 ±0.2
SiO ₂ /SiN _x	2.41	1.52	0.387	+1.13 ±0.2
a-Si/SiO _x	6.97	4.61	0.90	+0.6 ±0.2
a-Si/SiO _x /SiN _x	5.51	2.94	1.47	+3.15 ±0.2
AIO _x (FGA)	-	6.56	0.22	-3.2 ±0.2
AlO _x /SiN _x (FGA)	-	2.41	-	~ -5 ±1

An assessment of the current leakage of these dielectric systems was conducted by recording the current voltage characteristics as the gate bias was varied. This is presented in Figure 2.c. Here it is evident that SiO₂ presents the lowest amount of charge leakage, as expected from its high resistivity. Structures with a-Si and AlO_x, on the other hand, show low resistance under positive bias as seen by the large increase in current in the right of Figure 2.c.An estimated film resistance in this regime is ~300 Ω . Despite this, it is clear that this methodology allows accurate variation of the surface potential in these films. This method is thus viable for layers with high leakage currents. In contrast to the recently developed PL method and other reported techniques to control surface carrier density, with this technique the surface recombination parameters can be extracted without careful calibration of the PL signal, 2D modelling of the carrier flux in the structure, or carefully tuned deposition of metal electrodes.

Conclusions

In this communication an easy and reliable technique to control the surface potential of dielectric-semiconductor systems is presented. Its main advantage is the use of a semi-transparent PEDOT:PSS gate that allows the use of photogeneration in the underlying semiconductor. This provides the possibility of conducting photo-conductance lifetime measurements as a function of specimen surface potential. It offers a new technique to study interface recombination as a function of surface carrier population, the built-in potential from charge or the work function of dielectric layers, and dielectric charge conduction mechanisms.

10

Supporting Information

All carrier dependent effective lifetime files are provided to aid future work on modelling carrier-dependent interface recombination in silicon. These can be downloaded from http://ora.ox.ac.uk.

Acknowledgements

RS Bonilla is the recipient of an EPSRC (UK) Postdoctoral Research Fellowship, EP/M022196/1. He also acknowledges support from grant EP/R005303/1. He is thankful to Radka Chakalova for her extensive help in the cleanroom, to Peter Wilshaw, Pietro Altermatt, and Phillip Hamer for useful discussions, and to Martin Hermle and Christian Reichel at Fraunhofer ISE for providing the dielectric layers studied here.

> Received: ((will be filled in by the editorial staff)) Revised: ((will be filled in by the editorial staff)) Published online: ((will be filled in by the editorial staff))

References

- [1] D. J. Fitzgerald, A. S. Grove, *Surface Science* **1968**, *9*, 347–369.
- R. B. M. Girisch, R. P. Mertens, R. F. Dekeersmaecker, R. F. De Keersmaecker, *Ieee Transactions on Electron Devices* 1988, *35*, 203–222.
- [3] A. G. Aberle, S. Glunz, W. Warta, Journal of Applied Physics 1992, 71, 4422–4431.
- [4] S. Steingrube, P. P. Altermatt, D. S. Steingrube, J. Schmidt, R. Brendel, *Journal of Applied Physics* 2010, *108*, 014506.
- [5] J. Schmidt, F. Werner, B. Veith, D. Zielke, S. Steingrube, P. P. Altermatt, S. Gatz, T.
 Dullweber, R. Brendel, *Energy Procedia* 2012, *15*, 30–39.
- [6] A. Cuevas, T. Allen, J. Bullock, 2015 IEEE 42nd Photovoltaic Specialist Conference (PVSC) 2015, 1–6.
- [7] U. Wurfel, A. Cuevas, P. Wurfel, *IEEE Journal of Photovoltaics* 2015, *5*, 461–469.
- [8] C. Battaglia, A. Cuevas, S. De Wolf, *Energy Environ. Sci.* 2016, 9, 1552–1576.
- [9] S. W. Glunz, M. Bivour, C. Messmer, F. Feldmann, R. Müller, C. Reichel, A. Richter,
 F. Schindler, J. Benick, M. Hermle, in *44th IEEE Photovoltaic Specialists Conference*,
 2017.

- [10] J. Bullock, Y. Wan, M. Hettick, J. Geissbuhler, A. J. Ong, D. Kiriya, D. Yan, T. Allen, J. Peng, X. Zhang, et al., in 2016 IEEE 43rd Photovoltaic Specialists Conference (PVSC), IEEE, 2016, pp. 0210–0214.
- [11] A. Cuevas, Y. Wan, D. Yan, C. Samundsett, T. Allen, X. Zhang, J. Cui, J. Bullock, Solar Energy Materials and Solar Cells 2018, 184, 38–47.
- [12] E. Yablonovitch, R. M. Swanson, W. D. Eades, B. R. Weinberger, *Applied Physics Letters* 1986, 48, 245–247.
- [13] W. E. Jellett, K. J. Weber, *Applied Physics Letters* **2007**, *90*, 042104.
- [14] H. Haug, Ø. Nordseth, E. V. Monakhov, E. S. Marstein, *Solar Energy Materials and Solar Cells* 2012, *106*, 60–65.
- [15] H. Haug, S. Olibet, Ø. Nordseth, E. Stensrud Marstein, *Journal of Applied Physics* **2013**, *114*, 174502.
- [16] H. Haug, O. Nordseth, E. Monakhov, E. S. Marstein, *IEEE Journal of Photovoltaics* 2014, *4*, 374–379.
- [17] P. M. Jordan, D. K. Simon, T. Mikolajick, I. Dirnstorfer, *Applied Physics Letters* 2015, 106, 061602.
- [18] P. M. Jordan, D. K. Simon, F. P. G. Fengler, T. Mikolajick, I. Dirnstorfer, *Energy Procedia* 2015, 77, 91–98.
- [19] R. S. Bonilla, C. Reichel, M. Hermle, P. Hamer, P. R. P. R. Wilshaw, Applied Surface Science 2017, 412, 657–667.
- [20] R. S. Bonilla, C. Reichel, M. Hermle, P. R. Wilshaw, *Journal of Applied Physics* 2014, 115, 144105.
- [21] J. Seiffe, L. Gautero, M. Hofmann, J. Rentsch, R. Preu, S. Weber, R. A. Eichel, *Journal of Applied Physics* 2011, 109, 034105.
- [22] R. S. Bonilla, C. Reichel, M. Hermle, P. R. Wilshaw, *physica status solidi (RRL)* -*Rapid Research Letters* 2016, 1, 1–5.

- [23] A. Richter, J. Benick, M. Hermle, S. W. Glunz, *Applied Physics Letters* 2014, 104, 061606.
- [24] D. K. Schroder, *Semiconductor Material and Device Characterization*, John Wiley & Sons, Inc., 2006.
- [25] A. M. Nardes, M. Kemerink, M. M. de Kok, E. Vinken, K. Maturova, R. A. J. Janssen, Organic Electronics 2008, 9, 727–734.
- [26] M. J. McNutt, C. T. Sah, *Journal of Applied Physics* **1975**, *46*, 3909.
- [27] S. V. Walstra, C.-T. Sah, Solid-State Electronics 1998, 42, 671–673.
- [28] S. M. S. Sze, N. Kwok Kwok, K. K. Ng, *Physics of Semiconductor Devices*, John Wiley And Sons, Inc, Hoboken, New Jersey, 2007.
- [29] A. S. Grove, D. J. Fitzgerald, *Solid-State Electronics* **1966**, *9*, 783–806.
- [30] L. E. Black, K. R. McIntosh, *IEEE Journal of Photovoltaics* 2013, *3*, 936–943.
- [31] G. Dingemans, N. M. Terlinden, M. A. Verheijen, M. C. M. Van De Sanden, W. M. M. Kessels, *Journal of Applied Physics* 2011, *110*, 093715.
- [32] S. Dauwe, J. Schmidt, A. Metz, R. Hezel, in *Conference Record of the Twenty-Ninth IEEE Photovoltaic Specialists Conference*, 2002., IEEE, **n.d.**, pp. 162–165.
- [33] D. E. Kane, R. M. Swanson, in *Proc of the 18th IEEE Photovoltaic Specialists Conference*, **1985**, pp. 578–583.
- [34] K. R. McIntosh, L. E. Black, *Journal of Applied Physics* 2014, *116*, 014503.
- [35] R. S. Bonilla, N. Jennison, D. Clayton-Warwick, K. A. Collett, L. Rands, P. R.
 Wilshaw, *Energy Procedia* 2016, *92*, 326–335.
- [36] G. Dingemans, E. Kessels, Journal of Vacuum Science and Technology A: Vacuum, Surfaces and Films 2012, 30, 1–27.
- [37] J. Schmidt, A. G. Aberle, *Journal of Applied Physics* 1999, 85, 3626–3633.
- [38] J. Schmidt, A. Merkle, R. Bock, P. P. Altermatt, A. Cuevas, N. P. Harder, B. Hoex, R. de Sanden, E. Kessels, R. Brendel, in *Proceedings of the 23th European Photovoltaic*

Solar Energy Conference, WIP-Munich, 2008, pp. 974–981.

- [39] J. Schmidt, A. Merkle, B. Hoex, M. C. M. van de Sanden, W. M. M. Kessels, R.
 Brendel, in 2008 33rd IEEE Photovolatic Specialists Conference, IEEE, 2008, pp. 1–5.
- [40] S. W. Glunz, D. Biro, S. Rein, W. Warta, *Journal of Applied Physics* 1999, 86, 683–691.
- [41] R. S. Bonilla, P. R. Wilshaw, Journal of Applied Physics 2017, 121, 135301.
- [42] G. Dingemans, M. M. Mandoc, S. Bordihn, M. C. M. van de Sanden, W. M. M. Kessels, *Applied Physics Letters* 2011, 98, 222102.
- [43] S. De Wolf, M. Kondo, *Journal of Applied Physics* **2009**, *105*, 103707.
- [44] S. Olibet, E. Vallat-Sauvain, L. Fesquet, C. Monachon, A. Hessler-Wyser, J. Damon-Lacoste, S. De Wolf, C. Ballif, *physica status solidi* (a) 2010, 207, 651–656.
- [45] S. De Wolf, A. Descoeudres, Z. C. Holman, C. Ballif, green 2012, 2, 7–24.
- [46] N. E. Grant, V. P. Markevich, J. Mullins, A. R. Peaker, F. Rougieux, D. Macdonald, *physica status solidi (RRL) Rapid Research Letters* **2016**, *10*, 443–447.
- [47] N. E. Grant, F. E. Rougieux, D. Macdonald, J. Bullock, Y. Wan, *Journal of Applied Physics* 2015, *117*, 055711.
- [48] T. Niewelt, A. Richter, T. C. T. C. Kho, N. E. N. E. Grant, R. S. R. S. Bonilla, B. Steinhauser, J.-I. I. J.-I. Polzin, F. Feldmann, M. Hermle, J. D. D. J. D. Murphy, et al., *Solar Energy Materials and Solar Cells* **2018**, *185*, 252–259.
- [49] F.-J. Ma, G. G. Samudra, M. Peters, A. G. Aberle, F. Werner, J. Schmidt, B. Hoex, *Journal of Applied Physics* 2012, *112*, 054508.
- [50] Z. Hameiri, F.-J. Ma, Journal of Applied Physics 2015, 117, 085705.
- [51] A. Aberle, S. Glunz, W. Warta, Solar Energy Materials and Solar Cells 1993, 29, 175– 182.
- [52] K. R. McIntosh, S. C. Baker-Finch, N. E. Grant, A. F. Thomson, S. Singh, I. D. Baikie, *Journal of The Electrochemical Society* 2009, 156, G190.

[53] A. G. Aberle, *Progress in Photovoltaics* **2000**, *8*, 473–487.