## InFormatique théorique et applications

## André Raspaud <br> Ondrej Sýkora <br> Imrich Vrt'o

## Cutwidth of the de Bruijn graph

Informatique théorique et applications, tome 29, no 6 (1995), p. 509514.
[http://www.numdam.org/item?id=ITA_1995__29_6_509_0](http://www.numdam.org/item?id=ITA_1995__29_6_509_0)
© AFCET, 1995, tous droits réservés.
L'accès aux archives de la revue «Informatique théorique et applications» implique l'accord avec les conditions générales d'utilisation (http://www.numdam. org/legal.php). Toute utilisation commerciale ou impression systématique est constitutive d'une infraction pénale. Toute copie ou impression de ce fichier doit contenir la présente mention de copyright.

## $\mathcal{N u m b a m}^{\prime}$

# CUTWIDTH OF THE DE BRUIJN GRAPH (*) 

by André Raspaud ( ${ }^{1}$ ), Ondrej Sýkora ( ${ }^{2}$ ) and Imrich Vrtoo $\left(^{2}\right){ }^{\dagger}$<br>Communicated by R. Cori


#### Abstract

We prove optimal upper bound on the cutwidth of the general de Bruijn graph. Our upper bound is essentially based on a new relation between the cutwidth and the area of the VLSI layout of a graph. The relation is interesting itself as it generalizes the known relation between the area and the bisection width of graphs of bounded degrees and holds for arbitrary graphs.


Résumé. - Nous donnons une majoration optimale de la largeur de coupe du graphe de De Bruijn. Notre majoration est essentiellement basée sur une nouvelle relation entre la largeur de coupe d'un graphe et la surface nécessaire à son implantation V.L.S.I. Cette relation est intéressante en ellemême car elle généralise à des graphes de degré quelconque une relation déjà connue entre la surface nécessaire et la bissection-arête des graphes ayant un degré borné.

## 1. INTRODUCTION

The cutwidth is a fundamental parameter of graphs which plays an important role in the VLSI design [7]. Informally, the cutwidth problem is to find a linear layout of vertices of a graph so that the maximum number of cuts of a line separating consecutive vertices with edges is minimized. The problem is $N P$-complete in general but solvable in polynomial time for trees [11]. Very little is known on the exact or even approximate values of cutwidths of specific graphs, see e.g. [2, 6, 8]. Barth et al. [1] proved that cutwidths of the $n$-dimensional shuffle-exchange and the binary de Bruijn graphs are of order $\Theta\left(2^{n} / n\right)$.

[^0]The aim of this note is to extend their result for general de Bruijn graphs. More precisely, we show that the cutwidth of the $k$-ary $n$-dimensional de Bruijn graph is $\Theta\left(k^{n+1} / n\right)$. Our upper bound is essentially based on a new relation between the cutwidth and the area of the VLSI layout of a graph. The relation is interesting itself as it generalizes the known relation between the area and the bisection width of graphs of bounded degrees and holds for arbitrary graphs.

The cutwidth is a special case of the congestion. From reasons which will be clear later, we define the cutwidth through the congestion.

Let $G_{1}=\left(V_{1}, E_{1}\right)$ and $G_{2}=\left(V_{2}, E_{2}\right)$ be graphs such that $\left|V_{1}\right| \leq\left|V_{2}\right|$. An embedding of $G_{1}$ in $G_{2}$ is a couple of mappings $(\phi, \psi)$ satisfying

$$
\phi: V_{1} \rightarrow V_{2} \text { is an injection, } \psi: E_{1} \rightarrow\left\{\text { set of all paths in } G_{2}\right\}
$$

such that if $u v \in E_{1}$ then $\psi(u v)$ is a path between $\phi(u)$ and $\phi(v)$. Define the congestion of an edge $e \in E_{2}$ under $\phi, \psi$ as

$$
c g_{e}\left(G_{1}, G_{2}, \phi, \psi\right)=\left|\left\{f \in E_{1}: e \in \psi(f)\right\}\right|
$$

and the congestion of $G_{1}$ in $G_{2}$ as

$$
c g\left(G_{1}, G_{2}\right)=\min _{(\phi, \psi)} \max _{e \in E_{2}}\left\{c g_{e}\left(G_{1}, G_{2}, \phi, \psi\right)\right\}
$$

Let $P_{n}$ be an $n$-vertex path. Define the cutwidth of $G=(V, E),|V|=n$ as

$$
c w(G)=c g\left(G, P_{n}\right)
$$

We will use also an equivalent definition of the cutwidth. Let $\phi: V \rightarrow$ $\{1,2, \ldots, n\}$ be a 1-1 labeling of vertices of $G$. Define

$$
c w(G, \phi)=\max _{i}\{|\{u v \in E: \phi(u) \leq i<\phi(v)\}|\}
$$

Then

$$
c w(G)=\min _{\phi}\{c w(G, \phi)\}
$$

A related concept is the bisection width of the graph $G$, denoted by $b w(G)$, and defined as

$$
b w(G)=\min _{\phi}\left\{\left|\left\{u v \in E: \phi(u) \leq\left\lfloor\frac{n}{2}\right\rfloor<\phi(v)\right\}\right|\right\}
$$

The $k$-ary $n$-dimensional de Bruijn digraph $B(k, n)$ consists of $k^{n}$ vertices. Each vertex corresponds to a string $u_{n-1} u_{n-2} \ldots u_{1} u_{0}$ over the alphabet $\{0,1,2, \ldots, k-1\}$. There is a directed edge from a vertex $u$ to a vertex $v$ iff $v$ can be obtained from $u$ by a left shift followed by inserting a letter on the freed place. As the orientation of edges does not influence the cutwidth, from now on we consider the de Bruijn graph obtained from the de Bruijn digraph by omitting orientations. Note that the resulting graph has loops and multiply edges.

Let $\operatorname{deg}(v)$ denote the degree of a vertex $v$ in $G$ and $\Delta(G)=$ $\max _{v}\{\operatorname{deg}(v)\}$.

We use the standard model for laying out VLSI circuits [9, 10]. The circuit is viewed as a graph $G$ in which vertices correspond to processing elements and edges to wires. The graph is then embedded in a two-dimensional grid with unit spacing between horizontal and vertical tracks subject to the following assumptions:
(i) Vertices of degree less than or equal to 4 are mapped in the nodes of the mesh. Vertices of degrees $\operatorname{deg}(v)>4$ are embedded in a square of side $d$ tracks in the mesh. Let us assume the square sides coincide with some tracks in the mesh. Vertices can not overlap each other.
(ii) Edges are routed along grid lines with the restriction that no two edges overlap except possibly when crossing perpendicular to each other or when bending. Also, an edge can not be routed over a node it does not connect. The area of two dimensional layout of $G$ is defined as the product of the number of vertical tracks and the number of horizontal tracks that contain a node or a wire segment of the graph. The area of $G$ is denoted by $A(G)$.

## 2. UPPER BOUND

Our upper bound is based on a new relation between the area of the VLSI layout of a graph and the cutwidth of the graph. Thompson [9] proved that if $\Delta(G) \leq 4$ then

$$
A(G)=\Omega\left(b w^{2}(G)\right) .
$$

The same result for arbitrary graphs without a proof is mentioned in [4]. Another extension of the Thompson's result for bounded degree graphs is in [3]. We extend the Thompson's result to the following:

## Lemma 2.1: For an arbitrary graph $G$

$$
A(G)=\Omega\left(c w^{2}(G)\right)
$$

Proof: First we give a short proof for the case $\Delta(G) \leq 4$. Consider the layout with the minimal area $A(G)$. Let $w$ and $h$ be the number of the used vertical and horizontal tracks, respectively. Wlog assume $w \geq h$. Then

$$
\begin{equation*}
A(G)=w h \geq h^{2} \tag{1}
\end{equation*}
$$

We can view the layout as an embedding of the graph $G$ into an $h \times m$ mesh $M$ with unit congestion. Further, it is easy to embed the mesh $M$ into the $w h$-vertex path $P$ with a cutwidth $h+1$. Now we use an observation that $c g\left(G_{1}, G_{3}\right) \leq c g\left(G_{1}, G_{2}\right) c g\left(G_{2}, G_{3}\right)$ with $G_{1}=G, G_{2}=M, G_{3}=P$. We get $c w(G) \leq c g(G, P) \leq h+1$. Combining this with (1) we prove the claim.

Now consider an arbitrary graph $G$ on $n$ vertices laid out in the mesh. From now on we will not distinguish between vertices and edges of $G$ and their images in the mesh. Introduce the coordinate system with the origin in the intersection of the left most vertical and the bottom most horizontal used tracks and axes parallel to tracks. For each vertex $v$ of $\operatorname{deg}(v)>4$, omit the upper, lower and right side of the corresponding square of side $\operatorname{deg}(v)$. It is easy to connect the edges attached to the removed sides with the left side so that the congestion remains 1 . In this way we obtain a new layout, in which each vertex of degree $\operatorname{deg}(v)>4$ is mapped to a vertical straight line segment of lenght $\operatorname{deg}(v)-1$.

If $\operatorname{deg}(v)>4$ then define the $y$-coordinate of $v$ as the $y$-coordinate of the lower end of the segment corresponding to $v$. Sort vertices of $G$ lexicographically according to their coordinates $(x, y)$. Label the vertices of $G$ by $1,2, \ldots, n$ according to the lexicographic order. Let $\phi$ denote this labeling. Then

$$
\begin{equation*}
c w(G) \leq \max _{i}\{|\{u v \in E: \phi(u) \leq i<\phi(v)\}|\} \tag{2}
\end{equation*}
$$



Figure 1. - Separating first $i_{0}$ vertices.

Let the maximum be attained at some $i=i_{0}$, i.e

$$
\begin{align*}
& \max _{i}\{|\{u v \in E: \phi(u) \leq i<\phi(v)\}|\} \\
& \quad=\left|\left\{u v \in E: \phi(u) \leq i_{0}<\phi(v)\right\}\right| \tag{3}
\end{align*}
$$

It is easy to see that there exists a vertical line $L$, possibly with one jog of unit length, which divides the layout into two parts s.t. one of them contains exactly vertices with labels $1,2, \ldots, i_{0}$. See Figure 1 (line $L$ is dotted).

Let $c(L)$ denote the number of edges of $G$ crossed by $L$. By the definition of the cutwidth we have

$$
\begin{equation*}
c(L)=\left|\left\{u v \in E: \phi(u) \leq i_{0} \leq \phi(v)\right\}\right| . \tag{4}
\end{equation*}
$$

Finally, we bound $c(L)$ from above in terms of $h$. The "zig-zag" line $L$ crosses at most $h+1$ edges of the mesh. Clearly, $c(L)$ equals the sum of congestions of the crossed mesh edges which can not be greater than $h+1$, because the congestion of the crossed mesh edge is not greater than 1 . Consider a set of vertices $\left\{v_{1}, v_{2}, \ldots, v_{k}\right\}$ satisfying: they lie to the left from $L, \operatorname{deg}\left(v_{j}\right)>4$ and the distance of the vertex $v_{j}$ from $L$ is smaller than $\operatorname{deg}\left(v_{j}\right)-1$, for $j=1,2, \ldots, k$. It holds that $\sum_{j=1}^{k} \operatorname{deg}\left(v_{j}\right) \leq h$. Otherwise some vertices would overlap in the original layout - contradiction to the assumption (i) of the model. Hence

$$
\begin{equation*}
c(L) \leq 2 h+1 \tag{5}
\end{equation*}
$$

Combining (1)-(5) we get the claimed result.

Theorem 2.1: The cutwidth of the $k$-ary $n$-dimensional de Bruijn graph satisfies

$$
c w(B(k, n))=\Theta\left(\frac{k^{n+1}}{n}\right)
$$

Proof: Kleitman et al. [5] constructed a layout of the shuffle-exchange graph with area $O\left(2^{2 n} / n^{2}\right)$. Brebner [4] used the Kleitman's et al. construction to lay out $B(k, n)$ in area $O\left(k^{2 n+2} / n^{2}\right)$. Note that Brebner uses slightly different model of VLSI layout, namely a vertex of degree $d$ is mapped into a square of side $d / 4$ in the mesh. Scaling his layout by the factor 4 in both dimension we get a layout compatible with our model. These upper bounds together with Lemma 2.1 imply the upper bound on cutwidth. Brebner showed a lower bound for the bisection width of $B(k, n)$ of order $\Omega\left(k^{n+1} / n\right)$ which is also a lower bound for the cutwidth.

## REFERENCES

1. D. Barth, F. Pellegrini, A. Raspaud, and J. Roman, On bandwidth, cutwidth and quotient graphs, RAIRO Informatique, Théorique et Applications, to appear.
2. A. Bel Hala, Congestion optimale du plongement de l'ypercube $H(n)$ dans la chaine $P\left(2^{n}\right)$, RAIRO Informatique, Théorique et Applications, 1993, 27, pp. 1-17.
3. G. Bllardi and F. Preparata, Area-time lower bound techniques with application to sorting, Algorithmica, 1986, 1, pp. 65-91.
4. G. Brebner, Relating routing graphs and two-dimensional grids, in: Proc. VLSI: Algorithms and Architectures, North Holland, 1985.
5. D. Kleitman, F. T. Leighton, M. Lepley and G. L. Mller, New layouts for the shuffleexchange graph, in: Proc. 13th Annual ACM Symposium on Theory of Computing, ACM Press, 1981, pp. 278-292.
6. T. Lengauer, Upper and lower bounds for the min-cut linear arrangements problem on trees, SIAM J. Algebraic and Discrete Methods, 1982, 3, pp. 99-113.
7. A. D. Lopez and H. F. S. Law, A dense gate matrix layout method for MOS VLSI, IEEE Trans. Electron. Devices, 1980, 27, pp. 1671-1675.
8. K. Nakano, Linear layout of generalized hypercubes, in: Proc. 19th Intl. Workshop on Graph-Theoretic Concepts in Computer Science, Lecture Notes in Computer Science 790, Springer Verlag, Berlin, 1994, pp. 364-375.
9. C. D. Thompson, Area-time complexity for VLSI, in: Proc. 11th Annual ACM Symposium on Theory of Computing, 1979, pp. 81-88.
10. J. D. Ullman, Computational Aspects of VLSI, Computer Science Press, Rockville, 1984.
11. M. Yannakakis, A polynomial algorithm for the Min Cut Linear Arrangement of trees, J. ACM, 1985, 32, pp. 950-988.

[^0]:    ${ }^{*}$ ) Received june 1995.
    ${ }^{\dagger}{ }^{\dagger}$ ) This research was supported by grant No. 2/1138/94 of Slovak Grant Agency and by EC Cooperative Action IC1000 "Algorithms for Future Technologies" (Project ALTEC).
    $\left.{ }^{( }{ }^{1}\right)$ LaBRI, Université Bordeaux-I, 351, Cours de la Libération, 33405 Talence Cedex, France.
    $\left(^{2}\right)$ Institute for Informatics, Slovak Academy of Sciences, P.O. Box 56, 84000 Bratislava, Slovak Republic.

