

# $\triangle$ -Source Impedance Network

Amir Hakemi, Student Member, IEEE, Majid Sanatkar-Chayjani, Member, IEEE, and Mohammad Monfared, Senior Member, IEEE

Abstract—Impedance networks have been already investigated in various literature with the main goals of increasing the attainable voltage gain and reducing the components number. Recently, coupled inductors found popularity because they let converters with lower weight and cost. It seems that coupled inductances are a proper answer to the increasing voltage gain while keeping down the components number. This paper proposes a novel impedance network circuit based on three coupled inductors with a  $\Delta$  connection. The proposed  $\Delta$ -source converter offers smaller magnetizing current and winding losses compared to the successful Y-source circuit. Moreover, with the  $\Delta$ -connected three coupled inductors, the adverse effect of leakage inductance on the converter performance is significantly reduced. The effectiveness of the proposed structure is analytically proved. The theoretical achievements over the conventional Y-source structure are confirmed through extensive simulations and experiments.

Index Terms—Coupled inductors, dc–dc converter, leakage inductance, Z-source (ZS) network.

### I. INTRODUCTION

N THE last two decades, power electronic converters with enhanced voltage boosting ability to generate a much higher voltage from the available source have received extensive research attentions for many fields of applications, such as integrating the renewable energy sources to the grid. The introduction of Z-source (ZS) impedance networks in the early last decade [1] was a considerable advancement in voltage boosting ability of variety of converters, such as dc/dc, ac/dc, dc/ac, and ac/ac, especially for integrating the renewable energy sources to the grid [2]-[6]. Traditionally where the voltage generated by the renewable source must be boosted to the grid voltage level, an extra dc-dc converter is inevitable, which means complexity and increased cost and volume while adoption of the impedance network to these applications adds the simultaneous buck and boost ability to a single stage power converter. Many research works focused on alternative structures in order to improve the characteristics of the ZS-integrated converters

Manuscript received November 19, 2016; revised February 16, 2017 and March 24, 2017; accepted April 10, 2017. Date of publication April 27, 2017; date of current version September 11, 2017. *(Corresponding author: Mohammad Monfared.)* 

The authors are with the Department of Electrical Engineering, Faculty of Engineering, Ferdowsi University of Mashhad, Mashhad 91779-48974, Iran (e-mail: amir.hakemi@ieee.org; majid.sanatkar@stu.um. ac.ir; m.monfared@um.ac.ir).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org

Digital Object Identifier 10.1109/TIE.2017.2698421

[7], [8] while many papers investigated the possible modulation strategies and modeling and control algorithms [9], [10]. In addition, recent literature have focused on further applications of impedance networks in off grid inverters [11]–[13]. Also, the reliability of impedance networks is well investigated and explained in [14] and it is worthy to mention that the switching overlap is permissible for impedance network converters; thus, the immunity and reliability of converter to electromagnetic interference and wrong switching states increase significantly. Although ZS converter introduces many merits, some obstacles limit its applications. For example, to increase the output voltage, the duty cycle of the shoot-through (ST) state must be increased; as a result, the voltage stress on the switches of the converter increases. In addition, the output voltage waveforms deteriorate.

To address these problems, more advanced impedance networks, such as the SL impedance network [15] and the Switched Inductor Quasi Z-source (SL-QZS) impedance network [16] are recently introduced. These topologies can boost the voltage with a lower ST duty ratio; however, they need more components, so the efficiency reduces and the cost and volume increase. Use of coupled magnetics is an alternative solution to overcome the limited voltage gain of traditional impedance network converters, which offers very high voltage gains and high power densities with a reduced number of passive components. The most successful examples are T-source [17], trans ZS [18],  $\Gamma$ -source [19], flipped  $\Gamma$ -source [20], and  $\Sigma$ -source [21] impedance networks. Also the improved structures of some of these coupled inductor based networks have been proposed, which leads to some beneficial characteristics such as continuous input current at the price of more components [22], [23]. All these networks are based on two winding coupled inductors. A common advantage among all these converters is that high voltage gains are possible with higher modulation indexes, which means lower ST duty cycles. Thus, it is expected that the switches experience lower voltage stresses than the conventional impedance network converters. As a more advanced solution, the Y-source impedance network uses three coupled inductors in its structure [24], [25]. The main additional advantage of the Y-source network over other magnetically coupled topologies is the wide range of design choices for a specific voltage gain, which makes this network versatile by offering flexibility to meet different performance and design requirements.

Based on principles inspired from the successful Y-source structure, this paper proposes a more advanced impedance network with three coupled inductors in its structure, called  $\Delta$ -source. With the same number of component, the proposed

0278-0046 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 1. Impedance networks with three coupled inductors: (a) Y-source and (b)  $\Delta\text{-source}.$ 

impedance network offers several advantages over the Y-source network, the main being a lower magnetizing current, which means more effective utilization of the core material and consequently smaller core size and volume. Also, as already demonstrated in [26], the Y-source output voltage is significantly sensitive to the leakage inductance, so the practical converter requires a precise closed loop control, which means extra cost and complexity, while this effect is minimized in the proposed  $\Delta$ source structure. Indeed, it will be shown that the voltage drop on the leakage inductance is highly reduced for the proposed  $\Delta$ -source network compared to its Y-source counterpart. Furthermore, the winding losses of the  $\Delta$ -source network are lower than those of the Y-source network, which decreases the reduction of the output voltage.

In this paper, the circuit analysis of the proposed impedance network is discussed and its characteristics are derived mathematically. After that the effect of leakage inductance is investigated and finally simulation and experimental comparative studies with the Y-source structure are presented.

## **II. CIRCUIT ANALYSIS**

The proposed impedance network and the Y-source are shown in Fig. 1. The proposed topology has the same number of components as the Y-source. It is obvious that the only difference between two structures is the arrangement of coupled inductors. The main components of the proposed  $\Delta$ -source are one capacitor ( $C_1$ ), one diode ( $D_1$ ), one switch (SW), and three coupled inductors, wound on the same core ( $N_1$ ,  $N_2$ ,  $N_3$ ).

# A. Operation Principle

This structure has the same operation states as other ZS converters, i.e., the ST and the non-ST states (NST), described as follows:



Fig. 2.  $\Delta$ -source converter states (a) shoot-through and (b) nonshoot-through.

1) The ST state refers to the state that SW is conducting while  $D_1$  is blocking, as shown in Fig. 2(a). In this state, the magnetizing inductance of the coupled inductors is charged through  $C_1$ . One can conclude from Fig. 2(a) that

$$v_L = \frac{N_1}{N_3} V_{C1}.$$
 (1)

2) The NST state occurs when SW is OFF and  $D_1$  conducts, as shown in Fig. 2(b), so the magnetizing inductance discharges to the load while the capacitor charges from the source and as a result the output voltage increases. It is obvious from Fig. 2(b) that

$$v_L = \frac{N_1}{N_2} \left( V_{\rm in} - V_{C1} \right). \tag{2}$$

From (1) and (2), the capacitor voltage  $V_{C1}$  can be calculated by applying the volt-second balance over one switching period *T*, as

$$V_{C1} = V_{\rm in} \frac{N_3 (1 - d_{\rm ST})}{N_3 - N_1 d_{\rm ST}}$$
(3)

where  $d_{ST}$  is the normalized ST time or the ST duty cycle. The converter voltage gain G can be readily determined by calculating the output voltage during the NST state, as

$$\hat{V}_{\text{out}} = V_{\text{in}} - v_L = V_{\text{in}} - \frac{N_1}{N_2} \left( V_{\text{in}} - V_{\text{in}} \frac{N_3 (1 - d_{\text{ST}})}{N_3 - N_1 d_{\text{ST}}} \right)$$
$$= V_{\text{in}} \left( \frac{N_3}{N_3 - N_1 d_{\text{ST}}} \right)$$
(4)

then

$$G = \frac{\dot{V}_{\text{out}}}{V_{\text{in}}} = \frac{1}{1 - \frac{N_1}{N_3} d_{\text{ST}}} = \frac{1}{1 - K_\Delta d_{\text{ST}}}$$
(5)



Fig. 3. Voltage gain (*G*) as a function of ST duty cycle for different turn ratios.

where  $K_{\Delta} = N_1/N_3$  is the turn ratio of the transformer. The voltage gain of the Y-source converter is similar to this equation with  $K_{\Delta}$  replaced by  $K_{\rm Y} = (N_3 + N_1)/(N_3 - N_2)$ . Considering the volts/turn relation of the ideal three-winding transformer, i.e.,  $v_1/N_1 = v_2/N_2 = v_3/N_3$ , where  $v_1$ ,  $v_2$ , and  $v_3$  are the voltages across the windings and the KVL relation among these voltages, i.e.,  $v_1 = v_2 + v_3$ , one can simply conclude the following criteria to choose  $N_1$ ,  $N_2$ , and  $N_3$ :

$$N_1 = N_2 + N_3. (6)$$

Also, the upper limit of the ST duty cycle as a function of  $K_{\Delta}$  is determined from (5), as

$$1 - K_{\Delta} d_{\rm ST} > 0 \Rightarrow d_{\rm ST} < \frac{1}{K_{\Delta}}.$$
 (7)

To better illustrate the boosting performance, variations of voltage gain with the ST duty cycle for different turn ratios are depicted in Fig. 3. Obviously, high transfer gains can be achieved with small ST duty cycles by increasing the turn ratio  $K_{\Delta}$ . It is a desirable feature in ac/ac and dc/ac converter applications, where increasing the ST duty cycle highly deteriorates the quality of the output voltage waveform. The shorter ST time is a common feature of all transformer-based ZS converters, specifically the Y-source of [24], at the price of requiring more precise adjustment of the ST duty cycle, especially for higher voltage gains. However, in practice, the values of  $d_{\rm ST}$ and  $K_{\Delta}$  must be chosen wisely. Although increasing  $K_{\Delta}$  leads to a higher boost factor with a desired lower  $d_{ST}$ , it produces more nonlinearity characteristics in the converter voltage gain and a small change in  $d_{\rm ST}$  causes large variations in the voltage gain. So, depending on the application requirements some kind of compromise is necessary. For instance, in order to reach the voltage gain of G = 3, considering Fig. 3,  $K_{\Delta} = 4$  is a proper choice. With the turn ratio  $K_{\Delta} = N_1/N_3 = 4$ , and considering (6), the coupled inductor turn ratio  $N_1 : N_2 : N_3$  is finally calculated as 4:3:1.

Another issue with the transformer-based ZS converters is the effect of leakage inductances, which result in practical problems such as producing voltage spikes and decreasing the effective ST duty cycle. These effects are well investigated for the Ysource converter in [26]. In Section III, the effect of leakage inductances on the  $\Delta$ -source converter performance is explored and the results are compared with the Y-source converter, which reveal that a considerable improvement is achieved.

## B. Magnetizing Current and Core Size

The magnetic core size is mainly determined by the maximum stored energy during the ST time [27]. The maximum energy is related to the square of maximum magnetizing current, which can be calculated by

$$i_{m,\max} = I_m + \Delta i_m / 2 \tag{8}$$

where  $I_m$  and  $\Delta i_m$  are the average and ripple value of the magnetizing current, respectively. The magnetizing current  $(i_m)$  is theoretically determined from the winding currents by the Ampere's law, as

$$N_1 i_m = N_1 i_1 + N_2 i_2 + N_3 i_3. (9)$$

During the ST state, it is obvious from Fig. 2(a) and (9) that

$$m = i_1 + \frac{N_2}{N_1}i_2 + \frac{N_3}{N_1}i_3 = i_2 \left[\frac{N_2 - N_1}{N_1}\right] + \frac{N_3}{N_1}i_3$$
$$= \frac{N_3}{N_1}[i_3 - i_2]$$
(10)

so the capacitor current can be expressed as

i

$$i_{C1} = i_2 - i_3 = -\frac{N_1}{N_3} i_m.$$
 (11)

Alternately, during the NST state, (9) becomes

$$N_{1}i_{m} = N_{1}i_{1} + N_{2}(i_{\text{in}} - i_{1}) + N_{3}i_{3} \Rightarrow (i_{1} + i_{3})$$
$$= \frac{N_{1}i_{m} - N_{2}i_{\text{in}}}{N_{3}}$$
(12)

and the capacitor current is found as

$$i_{C1} = i_{\rm in} - (i_1 + i_3) = i_{\rm in} - \frac{N_1 i_m - N_2 i_{\rm in}}{N_3}.$$
 (13)

By substituting the average currents of each state in (11) and (13), the average capacitor currents in ST and NST states are calculated as

$$\begin{cases} I_{C1,ST} = -\frac{N_1}{N_3} I_m \\ I_{C1,NST} = I_{in,NST} - \frac{N_1 I_m - N_2 I_{in,NST}}{N_3} \end{cases}$$
(14)

where, as shown in Fig. 4,  $I_{in,NST}$  is the average input current during the NST state. Applying the ampere-second balance to the capacitor current during a switching period, the average magnetizing current is derived as

$$I_m = (1 - d_{\rm ST})I_{\rm in,NST} = I_{\rm in}.$$
 (15)

Also, the voltage equation of (16) is used to calculate the ripple component of the magnetizing current:

$$v_L = L_m \frac{\Delta i_m}{\Delta t}.$$
 (16)



Fig. 4. Input and magnetizing currents waveforms during a switching period.



Fig. 5. Ratio of  $i_{m,\max Y}^2/i_{m,\max \Delta}^2$  for Y- to  $\Delta$ -source converter as a function of gain.

During the NST state the magnetizing current ripple can be expressed as

$$\Delta i_m = \frac{V_{\rm in}(G-1)}{L_m} (1 - d_{\rm ST})T.$$
 (17)

By following the same approach for the Y-source converter, the following results are attained for the average and ripple components of the magnetizing current:

$$I_m = \left(1 + \frac{N_3}{N_1}\right) I_{\rm in} \tag{18}$$

$$\Delta i_m = \frac{N_1}{N_3 - N_2} \frac{GV_{in}}{L_m} (1 - d_{\rm ST}) d_{\rm ST} T$$
(19)

In order to compare the maximum stored energy and the required core size for Y- and  $\Delta$ -source converters, the ratio of  $i_{m,\max Y}^2/i_{m,\max \Delta}^2$  as a function of voltage gain is plotted in Fig. 5. Evidently the  $\Delta$ -source converter requires a very smaller magnetic core, especially at lower gains. For both converters, the input voltage and power are 60 V and 200 W, respectively. The magnetizing inductance is 1.2 mH and the turn ratios of the Y- and the  $\Delta$ -source converters are (5:1:3) and (4:3:1), respectively, which result to  $K_{\Delta} = K_{Y} = 4$ . As it is clear from (17) and (19), the weakness of the proposed  $\Delta$ -source against Y-source is its higher magnetizing current ripple, which produces more core losses. Using (17) and (19), the ratio of  $\Delta i_{m,\Delta}/\Delta i_{m,Y}$  is obtained as  $1 + N_{3,Y}/N_{1,Y}$ , which for above-mentioned turns ratio is calculated as 1.6.



Fig. 6. Y-source converter in the presence of leakage inductances.

## III. EFFECT OF PARASITIC ELEMENTS OF COUPLED INDUCTORS

The parasitic parameters such as leakage inductances, equivalent series resistances (ESRs) of windings, diodes, and switch volt-drop can highly affect the converter performance. The main differences of parasitic parameters between Y- and  $\Delta$ -source converters are in leakage inductances and windings ESRs. So, in the following the effect of these parameters is investigated. Regarding the Y-source, the leakage inductances reduce the effective  $d_{\rm ST}$  and consequently the converter voltage gain [26]. Besides, the volt-drops on the ESRs cause more voltage gain reduction. In the following these effects are studied.

The voltage gain expression of (5) and the permissible ST duty cycle range, already defined by (7), are both derived with the assumption that the leakage inductances are substantially small to be safely ignored. In order to attenuate the voltage spikes in the magnetically coupled converters to a safe limit, the coupling among the inductors must be tight to ensure that the leakage inductances are as small as possible; however, in a practical case gaining a tight coupling is hard and expensive and some degree of compromise is unavoidable.

While during the ST and the NST states, the leakage inductances can be neglected due to their small values compared to the magnetizing inductance  $(L_m \gg l_1, l_2, l_3)$ , but during the transition from the NST to the ST state, they resist against the rapid changes of the windings currents and affect the function of the converter. Therefore, with considering the leakage inductances, an extra state, called the intermediate (INT) state, must also be taken into account to examine the effect of leakage inductances [26]. The circuit model that is used to demonstrate the effect of leakage inductance on the Y-source converter is shown in Fig. 6 [26]. In the same manner, the equivalent circuits of the  $\Delta$ -source converter during the three states are depicted in Fig. 7. The INT state, which is shown at the bottom of Fig. 7, occurs right after the NST and before the ST states when SW is turned ON but  $D_1$  still conducts due to the existence of the leakage inductances. During this state, the currents  $i_1$  and  $i_2$ change rapidly and finally become equal  $(|i_1| = |i_2|)$  at the end of the INT state. It should be noted that the duration of the INT state is part of the desired ST time (i.e.,  $d_{ST}T$ ), while as already shown in [26], the voltage across the magnetizing inductance in this state is almost equal to its value during the NST state, which means that the converter behaves mostly similar to the NST state; therefore, the effective ST duty cycle is calculated



Fig. 7. Illustration of intermediate state of  $\Delta$ -source in the presence of leakage inductances.

as

$$d_{\rm ST, effective} = d_{\rm ST} - \Delta d_{\rm ST} \tag{20}$$

where  $\Delta d_{\rm ST}$  is the normalized time of the INT state and can be calculated using the voltage across the leakage inductance as

$$\Delta d_{\rm ST} = \frac{L_{l1} \Delta I_1}{T V_{l1}} \tag{21}$$

where  $V_{l1}$  is the voltage across the first winding leakage inductance during the INT state and  $\Delta I_1$  is the change of  $i_1$  during the INT state. Equations (20) and (21) are both valid for  $\Delta$ - and Y-networks. However, their expected values are significantly different because of the difference between  $\Delta I_1$  and  $V_{l1}$  for two structures. Although finding the exact value of  $\Delta d_{ST}$  is not simple, comparisons between  $\Delta d_{ST}$  values for two structures are presented by simulations and experiments. It will be shown with simulations and experiments that  $\Delta d_{ST}$  is much smaller for the proposed  $\Delta$ -source compared to the Y-source network.

The effect of other parasitic parameter (i.e., the ESR voltdrop) on the voltage gain depends on the winding currents of the Y- and  $\Delta$ -source converters. However, with respect to the winding configurations of Y and  $\Delta$ , it is obvious that the existence of parallel paths for current in different states of the  $\Delta$ configuration leads to less ESR volt-drop than the Y-connected windings, which means less gain reduction. The total gain reductions resulted from the effect of parasitic parameters are evaluated with both simulation and experimental tests. Table I shows a brief comparison of different parameters among impedance networks with coupled inductors. As it is clear, the proposed structure offers several advantages simultaneously, such as high voltage gain with low  $d_{\rm ST}$  while keeping down the magnetizing current in order to reduce core size, which is not possible to achieve in other structures. Also the voltage stress on the capacitor and diode is the same as other structures at the same  $d_{\rm ST}$  and input voltage.

#### **IV. PERFORMANCE CONFIRMATION**

In order to confirm the theoretical achievements, the proposed circuit as well as the Y-source circuit is simulated in PLECS software and results are compared with experimental results from a prototype, which was built in the laboratory.

The prototype parameters for both simulations and experiments are listed in Table II. For  $\Delta$ - and Y-networks, the winding turn ratios are chosen as 4:3:1 and 5:1:3, respectively. Same magnetizing inductance is achieved by choosing equal  $N_1$ . Therefore, K is equal to 4 and  $d_{\rm ST}$  is limited between 0 and 0.25. In Section II, it was mentioned that by increasing the duty cycle, the outputs become sensitive to small variations. To show the performance of converter with a reasonable values, it is decided that  $d_{\rm ST} = 0.167$ , which means G = 3.

The value of  $i_{m,\max}$  for both converters can be calculated by (8) and considering  $L_m = 1.2 \text{ mH}$ ,  $L_m i_{m,\max}^2$ , which is directly related to the core size, can be obtained as 52.8 and 35.2 mH·A<sup>2</sup> for Y and  $\Delta$  inductors, respectively. It was also expected from Fig. 5 that the required core size of Y is 1.5 times

 TABLE I

 COMPARISON BETWEEN  $\Delta$ - AND Y-SOURCE CONVERTERS

Converter	K	G	V <sub>C 1</sub>	V <sub>D 1</sub>	$I_m$	$\Delta i_m$
$\Delta$ -source Y-source [24], [25]	$\frac{\frac{N_1}{N_3}}{\frac{N_3+N_1}{N_3+N_1}}$	$\frac{\frac{1}{1-K} \frac{d}{\Delta} d_{\mathrm{ST}}}{\frac{1}{1-K}}$	$(1 - d_{\mathrm{ST}})GV_{\mathrm{in}}$ $(1 - d_{\mathrm{ST}})GV_{\mathrm{in}}$	$(K_{\Delta} - 1)GV_{\rm in}$ $(K_{\rm V} - 1)GV_{\rm in}$	$\frac{\frac{P}{V_{\text{in}}}}{\left(1+\frac{N_3}{N}\right)\frac{P}{V}}$	$\frac{\frac{(G-1)V_{\text{in}}}{L_m}(1-d_{\text{ST}})T}{\frac{N_1}{N_m}\frac{GV_{\text{in}}}{GV_m}d_{\text{ST}}(1-d_{\text{ST}})T}$
T-source or Trans-Z-source [18]	N 3 -N 2 N	$\frac{1-K Y d S T}{1-(1+K T) d S T}$	$(1 - d_{\rm ST})GV_{\rm in}$	$K_{\rm T} G V_{\rm in}$	$\left(1+\frac{1}{N}\right)\frac{P}{V_{\rm in}}$	$N \frac{3^{-N} 2}{L m} L_m d_{\mathrm{ST}} (1 - d_{\mathrm{ST}}) T$
$\Gamma$ -Z-source [19]	$\frac{N}{N-1}$	$\frac{1}{1-K_{\Gamma}-Z d_{ST}}$	$(1 - d_{\mathrm{ST}}) G V_{\mathrm{in}}$	$\frac{1}{N-1}GV_{\mathrm{in}}$	$\frac{P}{V_{in}}$	$\frac{N}{1-N} \frac{GV_{\mathrm{in}}}{L_m} d_{\mathrm{ST}} \left(1 - d_{\mathrm{ST}}\right) T$
Flipped $\Gamma$ -Z-source [20]	Ν	$\frac{1}{1-K f \Gamma - Z d S T}$	$(1 - d_{\rm ST}) G V_{\rm in}$	$(K_{f\Gamma-\mathrm{Z}}-1)GV_{\mathrm{in}}$	$\frac{P}{V_{in}}$	$\frac{1}{N(N+1)} \frac{GV_{\rm in}}{L_m} (1 - d_{\rm ST})^2 T$
$\Sigma$ -Z-source [21]	$2 + \frac{1}{N_{\Gamma 1} - 1} + \frac{1}{N_{\Gamma 2} - 1}$	$\frac{1}{1-K\sum -Z dST}$	$(1 - d_{\mathrm{ST}}) G V_{\mathrm{in}}$	$\frac{-(N_{\Gamma1}N_{\Gamma2}-1)}{(N_{\Gamma1}-1)(N_{\Gamma1}-1)}G$	$\frac{P}{V_{\rm in}}$	$\frac{N_{\Gamma 1}}{1-N_{\Gamma 1}}\frac{GV_{\mathrm{in}}}{L_{m}}d_{\mathrm{ST}}\left(1-d_{\mathrm{ST}}\right)T$

Magnetizing currents are referred to high turn number windings.

TABLE II System Parameters

Parameter	Value			
Load resistance	162 Ω (200 W @ 180 V)			
Output voltage	180 V			
Input voltage	60 V			
Switching frequency $(1/T)$	20 kHz			
$C_1/C_2$	470 $\mu$ F /470 $\mu$ F			
Inductor turns	Δ:120:90:30/Y:120:24:72			
Core	0077615A7			
Switch	C3M0065090D			
Diode 1	C4D10120D			
Diode 2	FEP30JP			

TABLE III MEASURED VALUES OF LEAKAGE INDUCTANCES

Inductor	$l_1 (N_1)$	$l_2 (N_2)$	$l_3 (N_3)$
Υ	13.6 μH (120)	1.23 μH (24)	0.60 μH (72)
Δ	5.00 μH (120)	1.67 μH (90)	2.47 μH (30)

of  $\Delta$ . Finally, the core can be chosen using these values from the core manufacturer catalog [27]. However, in order to better comprise the converter performance, same core is used in the experiments.

In the simulations, all parasitic parameters are considered based on experimental prototype; the leakage inductances are measured as Table III using the procedure of [28], the calculated dc resistances are regarded as windings ESRs and also a typical value is chosen from datasheets for the diodes voltdrops and MOSFET ON resistance. Fig. 8 shows the comparative simulation results. Clearly both structures boost the input voltage from 60 to 180 V (not exactly). The output voltage of the  $\Delta$ -source experiences less reduction. Fig. 8(b) shows the windings currents. Windings losses can be roughly approximated as  $P_{\rm loss} = R i_{\rm rms}^2$ . It is acceptable to assume that the winding resistance is proportional to the wire length and therefore the winding turn number. So, one can deduce that  $P_{\rm loss} \propto N i_{\rm rms}^2$ . Table IV compares both converters from the winding losses point of view based on above-defined criteria. The winding losses of  $\Delta$ -source converter are less than half of the Y-source. As it is clear, although the  $\Delta$  inductor has higher turn number, the rms values of winding currents are significantly smaller, which is the main reason of smaller winding losses. It must be considered that the values in Table IV are not losses in W and are just proportional to the losses. As it is shown in Fig. 5, the core size and weight of  $\Delta$  inductor are smaller than those of Y. On the other hand, the winding volume and weight are related to its turn number and wire bare area  $(A_w)$  or rms value of currents as  $V_{\text{winding}} \propto (NA_w \text{ or } Ni_{\text{rms}})$ . The relative weight or volume of both inductors windings is calculated in Table IV. The total winding weight of  $\Delta$  is less than that of Y by the factor of 0.69. Consequently, both core and windings weight and therefore the total weight of  $\Delta$  inductor is less than that of Y.

As mentioned in Section III, the presence of leakage inductances results in the INT state, which reduces the effective  $d_{\rm ST}$ and the output voltage. The INT state is zoomed in Fig. 8(c). Obviously,  $\Delta d_{\rm ST}$  is much lower for the  $\Delta$ -source compared to the Y-source and as it can be seen in Fig. 8(a), the direct result is less output voltage reduction.

Other practical problems due to the leakage inductances are the ringing and spikes in the voltage of semiconductor devices, which is produced due to the presence of parasitic capacitance  $(c_p)$  in parallel and inductance  $(l_p)$  in series with the semiconductor devices. In order to protect semiconductor devices,  $D_1$ in the studied circuits, against this high voltage spikes, snubber circuits are usually used. The required snubber capacitor value is related to the parasitic inductance or inversely related to the square of ringing frequency  $(f_{\rm ring}^2 = 1/(4\pi^2 l_p c_p))$ . So a lower ringing frequency required a higher snubber capacitor value and consequently increased snubber dissipation [29]. The parasitic capacitance of  $D_1$  is measured from experiments using the procedure presented in [29] equal to 700 pF. The main source of  $l_p$  is the leakage inductances of the coupled inductors. Considering these parameters in the simulations, Fig. 9 shows the difference between ringing frequencies of both converters. This figure clearly shows that the ringing voltage frequency for the  $\Delta$ -source is around 1.35 MHz while this value for the Y-source is about 0.962 MHz approximately. Considering equal parasitic capacitances, it means that the parasitic inductance in series with the diode for the proposed structure is smaller in comparison with the Y-source, which results in less snubber requirements and dissipation.

In order to show the performance of the  $\Delta$ -source network in practice, a 200 W prototype, which is shown in Fig. 10, was



Fig. 8. Simulation results for  $\Delta$ -source (green) and Y-source (red).

TABLE IV WINDING LOSSES COMPARISON

Converter	$i_{1,\mathrm{rms}}(N_1)$	$i_{2,{\rm rms}}(N_2)$	$i_{3,\mathrm{rms}}\left(N_{3}\right)$	$\sum N_j i_{j,{ m rms}}^2$	$\sum N_j i_{j,\mathrm{rms}}$
Y-source $\Delta$ -source	3.31 A (120)	6.31 A (24)	5.66 A (72)	4580	957
	1.95 A (120)	3.13 A (90)	4.77 A (30)	2024	660



Fig. 9.  $D_1$  voltage for  $\Delta$ -source (green) and Y-source (red).





Fig. 10. Image of experimental setup.

built. To facilitate the comparison between two structures, both impedance networks were implemented on the same board, so it is acceptable to claim that both circuit structures operate under the same circumstances, such as the same parasitic parameters. The converter parameters are listed in Table II. To highlight the differences between Y- and  $\Delta$ -networks, snubber circuits were not implemented for the diodes or the switch, so the effect of parasitic parameters can be seen clearly.



Fig. 11. Experimental waveforms: (a) Y-source and (b)  $\Delta$ -source.

Fig. 11 shows input and output waveforms for both structures. Experimental measurements show that the output voltages for the Y- and  $\Delta$ -source circuits reach to 157.65 and 163.5 V, respectively. Output voltage drop for the  $\Delta$ -source is around 17 V while this value for the Y-source is around 23 V. As mentioned before, both structures are implemented on the same circuit, so the main difference between output results is caused by different leakage inductances and the ESRs. Fig. 12 shows windings currents, which are in good agreement with the simulation results and give valuable information about the current variations during the NST and the ST states.

Finally, Fig. 13 clearly compares the effect of leakage inductances on the effective ST duty cycle and the voltage ringing frequency. This figure also confirms the simulation results of Fig. 9 and measured values of leakage inductances, mentioned in Table III. As it mentioned before, in the experiments,  $d_{\rm ST}$  is set to 0.167; however, the presence of leakage inductances reduces this value to 0.1634 (output voltage reduced to 173.2 V) and 0.1656 (output voltage reduced to 177.7 V) for the Y- and the  $\Delta$ -source converters, respectively. The more gain reduction in practice can be attributed to the volt-drops on the ESRs and the conducting semiconductors; however, as can be seen this



Fig. 12. Experimental waveforms: (a) Y-source and (b)  $\Delta$ -source.

effect is much lower for the  $\Delta$ -source converter. Fig. 13 shows valuable information for designing the snubber circuit which is in good agreement with the simulation results of Fig. 9. As it was discussed before, the frequency of voltage ringing is a dominant factor for snubber design. As expected, the frequency of ringing for the  $\Delta$ -source is higher than that for the Y-source.

The measured efficiencies of both converters are shown in Fig. 14. In a practical application, the output voltage of converter is usually fixed by using a closed loop control system. Therefore, for the efficiency measurements, the output voltages of both converters are fixed to the nominal voltage (i.e., 180 V) by adjusting  $d_{\rm ST}$ . As it is mentiond, the winding loss for the proposed  $\Delta$ -source converter is lower than that for the Y-source, which results in higher efficency of the  $\Delta$ -source converter, especially at higher loading conditions. In order to better compare the distribution of losses among key components of the two converters, the losses on each component are estimated by using the analytical method presented in [22]. The comparative results at the nominal loading condition (200 W) are shown in Fig. 15. As expected, the winding loss of the Y-source



Fig. 13. Experimental waveforms: (a) Y-source and (b)  $\Delta$ -source.



Fig. 14. Measured efficiency at different output powers.

converter is almost two times the  $\Delta$ -source converter, while other losses are approximately equal. It is worth mentioning that the core loss of the  $\Delta$ -source converter is higher; however, its share in the total converter losses is not considerable. Therefore, the main source of efficiency difference between the two converters is the winding loss.



Fig. 15. Comparative loss analysis between Y- and  $\Delta$  -source converters.

#### V. CONCLUSION

A novel ZS converter with three coupled inductors connected in  $\Delta$  was presented in this paper. In comparison with the conventional Y-source network, the proposed  $\Delta$ -source network took benefit of a smaller leakage inductance, which led to less reduction of the effective ST duty cycle and required smaller snubber than the Y-source. Furthermore, winding losses of  $\Delta$ -source network were smaller, which resulted in higher efficiency, especially at higher output power and smaller volt-drops, which made the  $\Delta$ -source converter gain reduction less than the Ysource structure. Another advantage of proposed structure was its smaller magnetizing current, which resulted in a smaller core size. The weakness of the proposed structure was its higher core loss due to the larger magnetizing current ripple. The effectiveness of the proposed structure and above-mentioned advantages were proved by simulations and experiments.

#### REFERENCES

- F. Z. Peng, "Z-source inverter," *IEEE Trans. Ind. Appl.*, vol. 39, no. 2, pp. 504–510, Mar. 2003.
- [2] Y. Li, S. Jiang, J. G. Cintron-Rivera, and F. Z. Peng, "Modeling and control of quasi-z-source inverter for distributed generation applications," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1532–1541, Apr. 2013.
- [3] E. Karaman, M. Farasat, and A. M. Trzynadlowski, "Indirect matrix converters as generator–grid interfaces for wind energy systems," *IEEE J. Emerging Sel. Topics Power Electron.*, vol. 2, no. 4, pp. 776–783, Dec. 2014.
- [4] Y. Tang, S. Xie, and J. Wei, "Grid-tied photovoltaic system with series Z-source inverter," *IET Renew. Power Gener.*, vol. 7, no. 3, pp. 275–283, May 2013.
- [5] R. C. Bansal, M. N. Gitau, and C. L. Kala-Konga, "Steady-state and smallsignal models of a three-phase quasi-Z-source ac-dc converter for wind applications," *IET Renew. Power Gener.*, vol. 10, no. 7, pp. 1033–1040, Aug. 2016.
- [6] Y. Huang, M. Shen, F. Z. Peng, and J. Wang, "Z-source inverter for residential photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1776–1782, Nov. 2006.
- [7] Y. Tang, S. Xie, C. Zhang, and Z. Xu, "Improved Z-source inverter with reduced Z-source capacitor voltage stress and soft-start capability," *IEEE Trans. Power Electron.*, vol. 24, no. 2, pp. 409–415, Feb. 2009.
- [8] J. Anderson and F. Z. Peng, "Four quasi-Z-source inverters," in Proc. 2008 IEEE Power Electron. Spec. Conf., 2008, pp. 2743–2749.
- [9] F. Z. Peng, M. Shen, and Z. Qian, "Maximum boost control of the Zsource inverter," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 833–838, Jul. 2005.
- [10] J. Liu, J. Hu, and L. Xu, "Dynamic modeling and analysis of Z source converter—Derivation of ac small signal model and design-oriented analysis," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1786–1796, Sep. 2007.

- [11] Z. J. Zhou, X. Zhang, P. Xu, and W. X. Shen, "Single-phase uninterruptible power supply based on Z-source inverter," *IEEE Trans. Ind. Electron.*, vol. 55, no. 8, pp. 2997–3004, Aug. 2008.
- [12] Z. Rymarski and K. Bernacki, "Influence of Z-source output impedance on dynamic properties of single-phase voltage source inverters for uninterrupted power supply," *IET Power Electron.*, vol. 7, no. 8, pp. 1978–1988, Aug. 2014.
- [13] A. Chub, D. Vinnikov, F. Blaabjerg, and F. Z. Peng, "A review of galvanically isolated impedance-source dc-dc converters," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 2808–2828, Apr. 2016.
- [14] H. Fathi and H. Madadi, "Enhanced-boost Z-source inverters with switched Z-impedance," *IEEE Trans. Ind. Electron.*, vol. 63, no. 2, pp. 691–703, Feb. 2016.
- [15] M. Zhu, K. Yu, and F. L. Luo, "Switched inductor Z-source inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 2150–2158, Aug. 2010.
   [16] M.-K. Nguyen, Y.-C. Lim, and G.-B. Cho, "Switched-inductor quasi-
- [16] M.-K. Nguyen, Y.-C. Lim, and G.-B. Cho, "Switched-inductor quasi-Z-source inverter," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3183–3191, Nov. 2011.
- [17] R. Strzelecki, M. Adamowicz, N. Strzelecka, and W. Bury, "New type T-source inverter," in *Proc. 2009 Compat. Power Electron.*, 2009, pp. 191–195.
- [18] W. Qian, F. Z. Peng, and H. Cha, "Trans-Z-source inverters," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3453–3463, Dec. 2011.
- [19] P. C. Loh, D. Li, and F. Blaabjerg, "T-Z-source inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 4880–4884, Nov. 2013.
- [20] P. C. Loh and F. Blaabjerg, "Magnetically coupled impedance-source inverters," *IEEE Trans. Ind. Appl.*, vol. 49, no. 5, pp. 2177–2187, Sep. 2013.
- [21] J. J. Soon and K.-S. Low, "Sigma-Z-source inverters," IET Power Electron., vol. 8, no. 5, pp. 715–723, May 2015.
- [22] M.-K. Nguyen, Y.-C. Lim, and S.-J. Park, "Improved trans-Z-source inverter with continuous input current and boost inversion capability," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4500–4510, Oct. 2013.
- [23] W. Mo, P. C. Loh, and F. Blaabjerg, "Asymmetrical Γ-source inverters," *IEEE Trans. Ind. Electron.*, vol. 61, no. 2, pp. 637–647, Feb. 2014.
- [24] Y. P. Siwakoti, P. C. Loh, F. Blaabjerg, and G. E. Town, "Y-source impedance network," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3250–3254, Jul. 2014.
- [25] Y. P. Siwakoti, P. C. Loh, F. Blaabjerg, S. J. Andreasen, and G. E. Town, "Y-source boost dc/dc converter for distributed generation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 1059–1069, Feb. 2015.
- [26] Y. P. Siwakoti, P. C. Loh, F. Blaabjerg, and G. E. Town, "Effects of leakage inductances on magnetically coupled Y-source network," *IEEE Trans. Power Electron.*, vol. 29, no. 11, pp. 5662–5666, Nov. 2014.
- [27] "Magnetics powder core catalog," 2015. [Online]. Available: www.maginc.com.
- [28] C. Basso, "How to deal with leakage elements in flyback converters," 2005. [Online]. Available: https://www.onsemi.com.
- [29] R. Severns, "Design of snubbers for power circuits." [Online]. Available: www.cde.com.



Amir Hakemi (S'17) received the B.Sc. degree in electrical engineering in 2014 from the Ferdowsi University of Mashhad, Mashhad, Iran, where he is currently working toward the M.Sc. dearee.

His research interests include power electronics converters, impedance networks, and matrix converters.



Majid Sanatkar-Chayjani (S'12–M'17) received the B.Sc. degree from the Islamic Azad University, Borujerd, Iran, in 2009, and the M.Sc. and Ph.D. degrees (both with Hons.) from the Ferdowsi University of Mashhad, Mashhad, Iran, in 2012 and 2017, respectively, all in electrical engineering.

His research interests include control of gridconnected converters, passive and active power filters, and power quality.



**Mohammad Monfared** (S'07–M'10–SM'15) received the B.Sc. degree from the Ferdowsi University of Mashhad, Mashhad, Iran, in 2004, and the M.Sc. and Ph.D. degrees (both with Hons.) from the Amirkabir University of Technology, Tehran, Iran, in 2006 and 2010, respectively, all in electrical engineering.

He is currently an Associate Professor with the Ferdowsi University of Mashhad. His research interests include power electronics, renewable energy systems, and power quality.

Dr. Monfared received the Best Researcher Award in 2015 at the Ferdowsi University of Mashhad.