

We can map the BDD off to a pass transistor circuit with levels and input variables.

Given a multi-output Boolean function of  $n$  inputs,  $f(x) = [f_1(x), f_2(x), \dots, f_m(x)]$ , we can represent it with a multi-rooted BDD, as shown in Figure 1(a). The BDD is a tree-shaped structure with  $m$  outputs at the bottom level and one root node at the top level.

## 2. BDD-based synthesis

Differently from the work in [1][2][3] we focus on synthesis using logic blocks at a time, and we do not assume that BDDs should be used to represent the complete specification. No weak pull-up devices are used to restore the level of degraded signals, instead the use of an asymmetric BDD is explored. Based on accurate electrical simulation the relative performance of several alternative implementation is being investigated.

As deep-submicron technologies become available, the

design of Very Large Scale Integration (VLSI) circuits and systems has been enabled by the enabling technology for the pass transistor logic.

In [3] proposed a BDD-based synthesis tool for low-power transistors-level implementations are provided. Konishi et al. proposed a BDD-based pass transistor synthesis in terms of logic gates (later mapped into cells). Most current synthesis tools assume that the key cost metrics (i.e., de-

signs of logic blocks into cells) is usually in terms of area and power) depend mainly on the cells, and model interconnects as a parasitic effect affecting the cell perfor-

mance (i.e., delay and power).

In this paper we investigate a design style that exploit au-

tomatically generated macro-cells based on pass transistors.

In this work we design a circuit at the logic level of abstrac-

tion. Such macro-cells may have a larger size than usual semi-

Such macro-cells may have a larger size than usual semi-microwave performance of interconnects. We can represent the circuit at the logic level of abstraction.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell styles are shrinks and the relative importance of interconnect areas increases. The cost metrics are dominated by para-

itics and the design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

## 1. Introduction and motivation

We can map the BDD off to a pass transistor circuit with levels and input variables.

Given a multi-output Boolean function of several alternative implementation levels and input variables,

we can represent it with a tree-shaped structure with  $m$  outputs at the bottom level and one root node at the top level.

## 2. BDD-based synthesis

Differently from the work in [1][2][3] we focus on synthesis using logic blocks at a time, and we do not assume that BDDs should be used to represent the complete specification.

No weak pull-up devices are used to restore the level of degraded signals, instead the use of an asymmetric

BDD is explored. Based on accurate electrical simulation the relative performance of several alternative implementation is being investigated.

As deep-submicron technologies become available, the

cell-based design style becomes available by the enabling technology for the pass transistor logic.

In [3] proposed a BDD-based synthesis tool for low-power

transistors-level implementations are provided. Konishi et al. proposed a BDD-based pass transistor synthesis in terms of logic gates (later mapped into cells). Most current

synthesis tools assume that the key cost metrics (i.e., de-

signs of logic blocks into cells) is usually in terms of area and power) depend mainly on the cells, and model

interconnects as a parasitic effect affecting the cell perfor-

mance (i.e., delay and power).

In this paper we investigate a design style that exploit au-

tomatic generation of macro-cells based on pass transistors.

In this work we design a circuit at the logic level of abstrac-

tion. Such macro-cells may have a larger size than usual semi-

microwave performance of interconnects. We can represent the circuit at the logic level of abstraction.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

As deep-submicron technologies become available, the cell-based design style loses modeling precision: active cell

stages are compared.

## Abstract

V. Bertracco S. Minato P. Verpillat L. Benini G. De Micheli

## Decision Diagrams and Pass Transistor Logic Synthesis

Stanford University  
Computer Systems Laboratory  
Stanford University, CA 94305

Zero-suppressed BDDs [6] are well-suited for representing Boolean functions in sum-of-products (SOP) form. Figure 3 (a) shows a SOP representation of a function and its ZBDD. Notice that this representation labels nodes with lit-

### 3. ZBDD-Based synthesis

In the current implementation the buffer insertion procedure first traverses the BDD once and inserts buffers on the output of nodes with ratios larger than  $F_O^{\text{max}}$ . Then, the mode traversal is repeated and additional buffers are inserted such that the maximal unbuffered length is  $L_{\text{max}}$ . The complexity of the buffering algorithm is  $O(N_{\text{nodes}})$ .

Buffering can improve the performance of the circuit, but other transformations have a strong influence on the quality of the final pass transistor implementation. It is known that the complexity of BDDs is very sensitive to the ordering of the input variables. In the current implementation we perform variable reordering based on styling [5] and we select for mapping the order that produces the BDD with the smallest number of nodes. This choice is based on the observation that node count has a high correlation with the buffer size.

When a BDD with complicated edges [4] is mapped to a pass transistor circuit, each complemented edge corresponds to an inverter, which acts as an implicit buffer. Unfortunately, we cannot guarantee that implicit buffers solve all long-path problems, and explicit buffers must be inserted as well. Algorithms similar to those in [3] can be applied. One more type of buffering is required. When mapping large BDDs, some nodes may have a large number of an- cestors. In the pass transistor network, this translates into large multiplexers. This effect is mitigated by buffering big

Another problem with the pass transistor network is the preexistence of long paths: the delay of a chain of  $n$  pass transistors is proportional to  $n^2$ . The path length can be reduced by inserting buffers, but this increases area. The optimum path length depends on the delay of the pass transistors and the buffer delay, as well as the speed-area trade-off point.

## 22. Buffer insertion

Figure 2. (a) Weak pull-up (b) Asymmetric threshold




Figure 2. (a) Weak pull-up (b) Asymmetric threshold


A first solution to this problem is to use a weak pull-up devices to restore the degraded value [1][3], as is shown in Figure 2 (a). Note that this only decreases the power dissipation, but does not improve the noise margin. The result is logic is ratioced, which makes it hard to generate longer chains of pass gates with optimal sizing (often minimal). A more advanced solution involves adopting asymmetric thresholds (Figure 2 (b)). There are two types of MOS transistors: for the static CMOS gates we use transistors with the usual thresholds, but for the pass gates NMOS transistors with rising threshold for the drain connection are used. This technology reduces the leakage current at the off-state. An extra cost and extra speed of the rising transitions. An additional step is required during fabrication to adjust the implantation dose at the buffer to area mask and extra ion-implantation step to the rising transitions.

Unfortunately, NMOS devices have poor driving characteristics for the "high" logic value: they turn off as  $V_o$  (drain-source voltage) gets close to  $V_s$ . As a result raising transition are remarkably slower than falling transitions on the pass gate nodes. The full output swing can be restored by inserting a CMOS buffer on each output of the pass transistors. Even though  $V_o$  (the zero bias threshold voltage) is usually bigger than the voltage for PMOS devices than for NMOS devices, the actual voltage degradation effect. When the buffer is driven by a degraded high voltage can be close to or even surpass  $V_o$ , due to the body union can be close to or even surpass  $V_o$ , due to the body effect. The PMOS transistor will not be fully off, and there will be a large drain current.

### 2.1. Asymmetric thresholds


We use only NMOS transistors in the pass transistor net-work. Advantages of this choice is that the input load can work. A disadvantage of this choice is that the pass transistor needs both input polarities to drive the pass transistor multiplexer. And that the area is reduced as well. However, we need both input polarities to drive the pass transistor multiplexer.

Figure 1. Multi-footed RUD and its pass transistor




There are some cases where we can omit buffer insertion

Figure 6. Buffer insertion



To avoid wrong connection rows, we insert buffers on each multiple fan-out node. Buffer insertion is shown in Fig-  
ure 6. Buffer insertion increases the number of transistors and affects the delay. However, the delay can sometimes be improved because buffering reduces the length of long transistor chains. It is important to note that in this case buffering is required for functional correctness and not for performance enhancement like in the BDD case.

Figure 5. Sneak path problem



The mapping of ZBDDs to transistors is not completely straightforward, mainly because of the possible unwanted conductive paths ( *sneak paths*) in the switch network due to the bidirectional behavior of transistors (Figure 5).


### 3.2. Shear paths

The advantages of the ZBDD mapping to domain logic are: (i) the exploitation of the high speed and low input load of domain logic, (ii) the possibility of leveraging traditional logic minimization tools to reduce the number of iterations in a SOP representation [9] that directly translates to reducing the number of transistors, (iii) the sharing of common sub-factors that further reduces the transistor count.

It is easy to conclude that ZBDDs are well suited to be digital mapped into domino logic (Figure 3(b)). MOS transistors implement the switch networks in domino logic because they have smaller effective resistances than PMOS transistors. Since NMOS transistors drive strongerly and without voltage degradation the “low” logic value, the natural choice is to assume that the sink of the switch network is always connected to GND.

As a consequence, mapping a ZBDD to pass transistors produces a switch network. We cannot use the network to drive both „high“ and „low“ values to the output, as work to pass transistors cannot use the network. Instead, in the pass transistors approach of Section 2, instead, only the „low“ values are driven, which makes the network for dynamic logic families such as the well-known domino logic [8]. All output nodes are precharged during one phase of the clock and conditionally discharged by a switch network during the opposite phase (the two phases are known as precharge and evaluation). Based on these observations

Figure 4. Basic rules of ZBDD-based mapping




The logic functionality of a ZBDI mode is  $f_1 + f_2$ , where  $f_1$  ( $0$ -edge) represents the subset of  $f$  which does not depend on  $x$ , and where  $f_2$  ( $1$ -edge) is the cofactor of  $f$  wrt to  $x$ . Implementation of such a function in pass transistor requires a single transistor, as shown in Figure 4. The logic connection is realized with a transistor, the  $0$ -edge is just a wire.

### 3.1. Mapping ZBDDs into Domino Logic

An important property of ZBDDs is that they allow sharing of subgraphs. Subgraph sharing has a precise meaning in BDDs [7]. Intuitively, ZBDDs do not only represent Boolean functions, but also other factored forms. This is a parameterization property in the application of ZBDDs to direct mapping of Boolean functions to transistor-level netlists.

Figure 3. (a) A ZBUD representing a cube set (b) Corresponding ZBDD-based mapping



eras instead of variables. Thus  $x$  and  $y$  nodes can both be present in the same ZBDD.

Table 2 shows data on ZBDD mapping. The columns report the number of literals in the flattened and minimized

When using double-sized pass transistors the results are sometimes better, but not always. This indicates that the optimum size for the pass transistors is not always the smallest size, but should be chosen according to the performance requirements.

**RESULTS**

If appears that the node count is a good measurement for the complexity of the BDD; for a node count up to at least 500 the direct mapping of BDs to layouts seems feasible. Generally functional blocks of this complexity would be mapped in several standard cells. With our approach a single macro-cell will be generated. For higher node counts decomposition into smaller blocks is required for optimal utilization.

Table 1 summarizes the results for the BDDs. For each benchmark we report the number of inputs and outputs, followed by the number of internal nodes in the BDD, recordlength, double-sized ( $D_{T2}$ ) pass transistor circuits, and the delays for the standard-cell implementation as measured.

Table 1. BDD size and performance measures

Beech	Inputs	Outputs	Muxes	Delay (ns)	SD	DT	DT2	SD2
b1	0.487	0.628	0.881	0.693	1.049	1.426	1.187	1.426
cm150a	5	4	10	0.667	0.679	1.477	1.497	1.477
di10	6	15	10	0.681	0.835	1.0	1.477	1.0
g208	19	10	10	0.693	0.903	1.477	1.497	1.477
g214	21	21	157	1.789	2.004	2.1	2.382	2.1
g274	23	24	286	3.038	3.575	2.8	14	2.734
g31238	32	32	771	3.743	4.315	32	32	2.714
g5641	34	42	810	4.622	4.998	54	42	2.400
terminal	34	10	1039	8.250	7.072	10	10	1.425

and produce SPICE netlists. The ZBDD mapping procedure uses ESSPRESSO [9] as a preliminary optimization step before mapping. Accurate circuit-level simulation was performed using HSPICE. We used delay estimation to generate input patterns for the BDDs that would reveal the true maximum delay of the circuit. Delay estimation is also useful for critical path analysis, and can be used in buffer

We have implemented the BDD and ZBDD mapping procedure described in the previous sections and tested them on a small set of benchmarks. Macro-cells with 8–30 inputs and 1–40 outputs are used. Note that most current semi-custom library cells have 2–20 transistors and that 90% of the cells have 1–8 inputs and a single output. For BDD mapping we used a BDD package developed at University of Padova, Italy, while ZBDD mapping was built on top of CUDD [10]. Both mapping tools read *slj* files.


#### 4. Experimental results

As for BDIs, variable ordering has a strong impact on the size of ZBDIs. However, in the current implementation we use the same ordering for both decision diagrams.

precharge transistors every  $L_{pre}$  resistors in series.

The above condition does not cover all the cases where we can omit buffers. However, testing the additional cases is more involved and the current implementation of our mapper does not support advanced buffer elimination tests.

After checking the buffer insertion condition, even if there no multiple layout nodes, we force buffer insertion to split excessively long chains of routers. Finally, in order to minimize shareable problems, we insert internal data to multi-stage chains of routers.



In a multiplex-earmout node, For example, the circuit shown in Figure 7 (a) contains two layout nodes, but there are no sneak paths. As shown in Figure 7 (b), when there is no bypass path of the layout node  $P$ , we do not have to insert a buffer at  $P$  because all the paths from the root node  $F$  to GND should pass through  $P$  in the same direction. This condition can be checked simply by the formula  $F \% P = 0$ , where % means the remainder of the algebraic division of the cube sets  $F$  and  $P$ . This formula indicates that the cube set  $P$  includes one of the factors of  $F$ , in other words, every cubes in  $F$  passes through the node  $P$ . So, every path of  $F$  should be executed quickly exploiting recursive ZBDD manipulation [7]. If the circuit has multiple output functions, we can omit buffer insertion if the formula is satisfied for all the output functions which are relevant to the node  $P$ .

[1] K. Yano, Y. Sasaki et al., "Top-down pass-transistor logic design", *IEEE Journal of Solid-State Circuits*, vol. 31, no. 6, pp. 792-803, 1996.

[2] M. Takahama, "Heuristic algorithms for FBDI mode minimization with application to Pass-Transistor-Logic and DCVS synthesis", *Workshop on Synthesis and System Integration of Mixed Technologies*, pp. 96-101, 1996.

[3] K. Kaneko, S. Krishnamoorthy et al., "A logic synthesis system for the pass-transistor logic SPL", *Workshop on Synthesis and System Integration of Mixed Technologies*, pp. 32-39, 1996.

[4] K. S. Brace and R. L. Rudell and R. E. Bryant, "Efficient Implementation of a BDD Package", *Design Automation Conference*, pp. 40-45, 1990.

[5] R. Rudell, "Dynamic variable ordering for ordered binary decision diagrams", *International Conference on Computer Aided Design*, pp. 42-47, 1993.

[6] S. Miliato, "Zero-suppressed BDDs for set manipulation in combinatorial problems", *Design Automation Conference*, pp. 272-277, 1993.

[7] S. Miliato, "Fast weak-dominion method for implicit cube set representation", *IEEE Transactions on CAD/ICAS*, vol. 15, no. 4, pp. 377-384, 1996.

[8] N. Weste and K. Eshaghian, *Principles of CMOS VLSI design*, Addison Wesley, 1992.

[9] R. Rudell and A. Sangiovanni-Vincentelli, "Multiple-valued sign A systems perspective", Addison Wesley, 1992.

[10] F. Somenzi, *The CUDD package User's guide*, Version 1.0.5 November 1995.

## References

This research was sponsored in part by ARPA, under grant No. DA-BT63-95-C-0049. We would like to thank Fabio Somenzini for providing the CUDA package used for ZBDD mapping.

## Acknowledgments

There are many directions of improvement to be investigated. First we need a better buffer insertion algorithm to improve the performance without excessive overhead. Second, automatic translation sizing for performance enhance- ment could be explored. Third, when the layout mapping tool for the BDD- and ZBDD-based netlists is available, a more careful analysis of the performance after placement and routing can be done. We expect that the placement ison will be favorable for the BDD and ZBDD mappings, especially for deep-submicron technologies where most of the area is spent on wires.

Table 2. ZBDB size and performance measures

In this paper we presented some preliminary results on the applicability of direct BDD mapping to pass transistors on networks of domino circuits. Such direct mapping procedure is the core of a new synthesis paradigm that tackles the complexity and the uncertainties caused by excessive wiring by adapting a coarse-grain "virtual library" whose cells are automatically generated by fast BDD mapping of functions with many inputs and outputs.

### 5. Conclusions and future work

Data on average power consumption (on the same parts used for timing) is reported in Table 3. Here, the results are less predictable.

Table 3. Average power (in mW at 100MHz)

Overall we can conclude that the direct mapping of ZB-implmentation. DDs to domino style logic gates produces good results.