## RESEARCH

**Open Access** 



# Demonstration of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs)

Woo Young Choi<sup>\*</sup> and Hyun Kook Lee

### Abstract

The steady scaling-down of semiconductor device for improving performance has been the most important issue among researchers. Recently, as low-power consumption becomes one of the most important requirements, there have been many researches about novel devices for low-power consumption. Though scaling supply voltage is the most effective way for low-power consumption, performance degradation is occurred for metal–oxide–semiconductor field-effect transistors (MOSFETs) when supply voltage is reduced because subthreshold swing (SS) of MOSFETs cannot be lower than 60 mV/dec. Thus, in this thesis, hetero-gate-dielectric tunneling field-effect transistors (HG TFETs) are investigated as one of the most promising alternatives to MOSFETs. By replacing source-side gate insulator with a high-*k* material, HG TFETs show higher on-current, suppressed ambipolar current and lower SS than conventional TFETs. Device design optimization through simulation was performed and fabrication based on simulation demonstrated that performance of HG TFETs were better than that of conventional TFETs. Especially, enlargement of gate insulator thickness while etching gate insulator at the source side was improved by introducing HF vapor etch process. In addition, the proposed HG TFETs showed higher performance than our previous results by changing structure of sidewall spacer by high-*k* etching process.

Keywords: Tunneling field-effect transistors (TFETs), Metal–oxide–semiconductor field-effect transistors (MOSFETS)

#### 1 Background

The steady scaling-down of semiconductor device with rapid progress of fabrication technology facilitated high-integration, high-performance [1]. However, scaling-down resulted in short channel effects and power consumption increased exponentially [2, 3]. Recently, low power consumption becomes one of the most important requirements as scaling-down in semiconductor industry with the rapid growth of mobile market.

The most efficient way to reduce power consumption is to scaling supply voltage ( $V_{\rm DD}$ ) down which plays an important role in determining both standby and dynamic power consumptions. However,  $V_{\rm DD}$  scaling of MOSFETs has been slower than device scaling because the downscaling of threshold voltage ( $V_{\rm T}$ ) leads to a dramatic increase of off-current ( $I_{\rm off}$ ) as described in Fig. 1 [4]. This is closely related to fundamental limit that subthreshold

\*Correspondence: wchoi@sogang.ac.kr


swing (SS) of MOSFETs cannot be lower than 60 mV/dec [5]. In the case of MOSFETs, carriers are injected from the source to the channel by thermionic emission mechanism. As the energy distribution of conduction electrons in the source follows the Fermi–Dirac distribution, electrons injected by increasing gate voltage ( $V_G$ ) also follow the Fermi–Dirac distribution which limits minimal SS around 60 mV/dec at room temperature.

Thus, many novel devices have been proposed recently to overcome fundamental limit. They include impactionization MOS devices [5, 6], nano-electro-mechanical FETs [7], and tunneling field-effect transistor (TFET) [8– 23]. Among them, a TFET is considered one of the most promising candidates for ultra-low-power semiconductor device. TFETs show low  $I_{off}$  and sub-60 mV/dec SS at room temperature because electron flows are controlled by band-to-band tunneling mechanism. In addition, TFETs are less influenced by short channel effects than MOSFETs [14, 15] and complementary metal-oxide semiconductor (CMOS) process compatible. On the other hand, TFETs have disadvantages such as lower on current



© 2016 The Author(s). This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

Department of Electronic Engineering, Sogang University, Seoul 04107, Republic of Korea



 $(I_{\rm on})$  and ambipolar behavior [16, 17]. To overcome these problems, many studies have been reported by introducing various materials and device structures [17–23].

In this thesis, hetero-gate-dielectric tunneling fieldeffect transistors (HG TFETs) are investigated. HG TFETs show higher  $I_{on}$ , lower ambipolar current  $(I_{amb})$  and smaller SS than conventional TFETs by replacing sourceside gate insulator with high-k materials [18]. First, the theoretical background of TFETs and device concepts of HG TFETs will be covered. In addition, HG TFET design was optimized and improved through the simulation. As a result, HG TFETs showed higher performance than that of conventional TFETs. To improve the performance of HG TFETs, improved fabrication methods were proposed. Etching the gate insulator at the source side by using HF vapor improved enlargement of etched gate insulator thickness. In addition, structure of sidewall spacers was changed to remove the high-k layer on the source region by high-*k* etching process. This solved the problem that tunneling barrier width was increased by fringe field. After the overall process flow for the fabricating HG TFETs using standard CMOS process was introduced, electrical characteristic results of fabricated device demonstrated the simulation results. Proposed HG TFETs showed higher performance than our previous results. As a result, it is concluded that HG TFETs are promising to be used for highly energy efficient ICs.

#### 2 Theoretical studies

#### 2.1 Basic operations of TFETs


Compared to MOSFETs, basic structure of TFETs is a gated p-i-n diode as shown in Fig. 2. Band-to-band

tunneling mechanism is used as a carrier injection of TFETs instead of thermionic emission. Different operation mechanism between MOSFETs and TFETs comes from the asymmetric doping profile of source and drain of TFETs. In n-channel TFETs, the p<sup>+</sup> source is grounded and the  $n^+$  drain is positively biased. In the off-state, TFETs resemble a reverse biased p-i-n diode and tunneling barrier width  $(W_{tun})$  between valence band of the source and conduction band of the channel is thick which make extremely low  $I_{off}$  flow. In the case of MOSFETs, electron injection from the source to the channel is hard because of high energy barrier between the source and the channel. In the on-state, when a positive gate bias induces strong band bending of channel and  $W_{tun}$  is narrowed, the valence band electrons from the source region tunnel through the barrier into the conduction band in the channel region. Thus, the TFET shows very sharp on-off transition and SS value of TFETs is not subjected to 60 mV/dec thermal limit like MOSFETs. These characteristics lead a TFET as one of the most promising candidates for low-power device. Despite those advantages, TFETs have several disadvantages to figure out. Because of high tunneling resistance,  $I_{\rm on}$  of TFETs is much lower than that of MOSFETs and ambipolar behavior of TFETs increases leakage current [8]. To improve performance of TFETs, various techniques have been proposed. Since  $I_{on}$  of TFETs is determined by  $W_{tun}$  and electric field at the tunneling junction, introducing high-k materials as a gate insulator, narrow bandgap materials and novel device structures were shown. However, using high-k materials as a gate insulator increases  $I_{\text{amb}}$  by ambipolar behavior as well as  $I_{\text{on}}$  [14].

#### 2.2 Characteristics of HG TFETs

HG TFETs are proposed for higher  $I_{on}$ , lower  $I_{amb}$ , and smaller SS. In this study, HG TFETs will be compared with two kinds of conventional TFETs, high-k-only and SiO<sub>2</sub>only TFETs as shown in Fig. 3. High-k-only TFETs use only high-k dielectric as gate insulator and SiO<sub>2</sub>-only TFETs use only silicon oxide  $(SiO_2)$  as a gate insulator. The HG TFET is composed of different gate dielectric materials at the source and drain sides. A high-k material is only partially located at the source side and this leads to the particular energy band structure as shown in Fig. 4. HG TFETs show a local minimum of the conduction band edge  $(E_c)$  due to relative permittivity discrepancy between high-k dielectric and SiO<sub>2</sub> layer. HG TFETs show more abrupt change from off to on-state because  $W_{tun}$  of HG TFETs abruptly narrows when a local minimum of  $E_c$  is aligned with the valence band edge  $(E_v)$  of the source region.

To compare the performance of HG TFETs with high*k*-only and SiO<sub>2</sub>-only TFETs, two-dimensional device simulation has been performed by using Silvaco ATLAS [24]. A nonlocal band-to-band tunneling model has been




used. Band gap narrowing, Fermi statistics, Shockley-Read-Hall (SRH) recombination and Lombardi mobility models have been used in this simulation. Gate leakage current and quantum effect have been ignored. An abrupt source/drain junction profile has been assumed as shown in the previous works [18, 25]. Device parameters used in this simulation are summarized in Table 1. Figure 5a shows the transfer characteristics of HG, high-k-only and  $SiO_2$ -only TEFTs that use n-type doped polysilicon gates. Optimized HG TFETs whose length of high-k material under the gate  $(L_{high-k})$  is 5 nm are used in this case. HG TFETs follows SiO<sub>2</sub>-only TFETs at low  $V_{\rm G}$  because ambipolar behavior is determined by the drain-to-channel region overlapped by  $SiO_2$  layer. On the other hand, onstate of HG TFETs follow high-k-only TFETs because of high-k insulator locate at the source-to-channel region. For fair comparison, the gate workfunction is adjusted that  $I_{\text{off}}$  is 0.1 fA at 0 V  $V_{\text{G}}$  as shown in Fig. 5b. Because HG TFETs show higher  $I_{on}$  than high-k-only TFETs and have  $I_{amb}$  as low as SiO<sub>2</sub>-only TFETs, HG TFETs show lower SS than high-*k*-only and SiO<sub>2</sub>-only TFETs.

#### 2.3 Optimization of the device design

To optimize the device design of HG TFETs, the design issues of HG TFETs such as  $L_{\text{high-}k}$  and

silicon-on-insulator (SOI) layer thickness  $(T_{SOI})$  have been investigated.  $I_{\rm on}$  is defined as drain current ( $I_{\rm D}$ ) when both  $V_{\rm G}$  and drain voltage ( $V_{\rm D}$ ) are 0.7 V,  $I_{\rm amb}$  is defined as  $I_{\rm D}$  when  $V_{\rm G}$  is -0.7 V and  $V_{\rm D}$  is 0.7 V. SS is defined as an average slope when  $I_{\rm D}$  is from 0.1 fA/µm to 0.1 nA/ $\mu$ m at V<sub>D</sub> is 0.7 V. Figure 6a shows extracted I<sub>on</sub> and SS as a function of  $L_{high-k}$ . When  $L_{high-k}$  is optimized around 5 nm, HG TFET show ~40 % smaller SS and three times higher I<sub>on</sub> than high-k-only TFETs. In addition, HG TFETs show ~70 % smaller SS and three orders of magnitude higher  $I_{on}$  than SiO<sub>2</sub>-only TFETs. Figure 6b shows extracted  $I_{amb}$  as a function of  $L_{high-k}$ . Because  $I_{amb}$ is determined by ambipolar behavior at the drain side,  $I_{\text{amb}}$  abruptly decrease as  $L_{\text{high-}k}$  decreases. As a result, HG TFETs show six orders lower  $I_{amb}$  compared to highk-only TFETs.

In addition, the effect of  $T_{\rm SOI}$  has been discussed in terms of  $I_{\rm on}$  and SS. Figure 7 shows extracted  $I_{\rm on}$  and SS as a function of  $T_{\rm SOI}$  for several different operating voltage  $(V_{\rm DD})$ .  $I_{\rm on}$  is defined as  $I_{\rm D}$  when both  $V_{\rm G}$  and  $V_{\rm D}$  are equal to  $V_{\rm DD}$ . SS is defined as same as before.  $I_{\rm on}$  of HG TFETs show little change as  $T_{\rm SOI}$  decreasing when  $V_{\rm DD}$  is 0.7 V. However,  $I_{\rm on}$  of HG TFETs tends to become lower as  $T_{\rm SOI}$  decreases at low  $V_{\rm DD}$  as shown in Fig. 7b, c. In addition, decreasing  $T_{\rm SOI}$  makes the SS of HG TFETs larger regardless of  $V_{\rm DD}$ . It



is because the performance of HG TFETs is mainly determined by the difference in the gate-to-channel coupling strength between channel regions overlapped by the high-k insulator and SiO<sub>2</sub> layer and it decreases as  $T_{\rm SOI}$  decreases. As a result, it is difficult to form a local minimum on the conduction band edge and performance of HG TFETs worsens as  $T_{\rm SOI}$  decreases. To sum up, large  $T_{\rm SOI}$  can be helpful to get higher  $I_{\rm on}$  of HG TFETs at low  $V_{\rm DD}$  and SS of HG TFETs increases as  $T_{\rm SOI}$  decreases regardless of  $V_{\rm DD}$  [26]. As a result, 30-nm  $T_{\rm SOI}$  is selected for fabrication this time.

#### 2.4 Improvement in device design

Our previous work showed worse HG TFET performance than expected [27]. It was concluded that this result came from some factors: gradual doping profile, enlarged highk dielectric thickness at the source side and sidewall spacer structures. All of these factors are related to the





Table 1 Device parameters used for simulation

	HG TFET	High-k-only TFET	SiO <sub>2</sub> -only TFET
L <sub>G</sub> (nm)	50	50	50
t <sub>sol</sub> (nm)	30	30	30
t <sub>ins</sub> (nm)	2	2	2
Source/drain doping conc. (cm <sup>-3</sup> )	10 <sup>20</sup>	10 <sup>20</sup>	10 <sup>20</sup>
Channel doping conc. (cm <sup>-3</sup> )	10 <sup>15</sup>	10 <sup>15</sup>	10 <sup>15</sup>
L <sub>high-k</sub> (nm)	5	50	Х
<i>k</i> value of high- <i>k</i> dielectric	25	25	Х

fabrication process and these have been investigated to improve the performance of HG TFETs.

First, abrupt doping profile at the tunneling junction is very important for TFETs because it determines  $W_{tun}$  and electric field which control the tunneling current. Doping



 $V_{G}$  [V] Fig. 5 Transfer curves of the HG, high-*k*-only, and SiO<sub>2</sub>-only TFETs when **a** gate workfunction is 4.1 eV and **b** gate work function is adjusted that  $I_{off}$  is 0.1 fA at 0 V  $V_{G}$ 

-0.5

0.0


0.5

1.0

10-1

-1.0

profile which is especially overlapped by high-k material has an influence on HG TFETs because performance of HG TFETs is mostly determined by formation of a local minimum of the  $E_c$  at the tunneling junction [18]. As a result, abrupt doping profiles at the tunneling junction are suitable for higher I<sub>on</sub> and lower SS. However, gradual doping profiles are applied to our HG TFETs because we used conventional RTA instead of advanced annealing method. Thus, fabrication conditions which control the doping profile should be optimized. In general, doping profiles at the tunneling junction are influenced by the spacer length ( $L_{\text{spacer}}$ ) and the RTA time ( $T_{\text{RTA}}$ ).  $L_{\text{spacer}}$ is the sum of an inner high-*k* spacer length and an outer low-*k* spacer length. To adopt the fabrication conditions, two-dimensional semiconductor process simulation and device simulation has been performed by using Silvaco ATHENA and ATLAS [24]. In the case of process simulation, some conditions were changed from the conditions used for device simulation. Abrupt doping profile



is changed to gradual doping profile which is determined by  $T_{\rm RTA}$ .

Second, high-k dielectric partially located at the source side increase the gate-to-channel coupling strength and this leads to the particular energy band structure [18]. HG TFETs show lower SS and higher  $I_{\rm on}$  because of a local minimum of the  $E_{\rm c}$  at the tunneling region. Though the thickness of high-k dielectric should be equal to  $T_{\rm ox}$ , this is enlarged during etch process of SiO<sub>2</sub> gate insulator. Thus, the difference of the gate-to-channel coupling strength between channel regions overlapped by the high-k dielectric and SiO<sub>2</sub> decreased. It degrades the performance of HG TFETs and solution to this will be discussed in chapter 3.


Third, the sidewall spacer structure of our previous HG TFETs is problematic. Figure 8a shows the structure of our previous HG TFETs. Previous HG TFETs have gradual doping profiles and dual-*k* spacers which consist of 3-nm inner high-*k* spacers and 19-nm outer low-*k* spacers. High-*k* spacers are used to enhance the electric field around the tunneling junction and low-*k* spacers are used to control tunneling junctions [28, 29]. However, 3-nm high-*k* dielectric layers under the low-*k* spacers are the main factors which degrade the performance of HG


TFETs. Because high-k dielectric layers are placed on the source regions, fringe field from gates increases as  $V_{\rm G}$  increases. Accordingly, the energy bands of the source regions decrease as well as those of the channel regions. It makes  $W_{\rm tun}$  larger and our previous HG TFET performance worse.


To enhance the performance of HG TFETs, the dependency of sidewall spacer structures on the performance has been examined. The structure of a dual-k spacer is improved as shown in Fig. 8b. A 3-nm high-k dielectric layer under the low-k spacer is removed and only a 3-nm inner high-*k* spacer is remained. To investigate the impact of the dual-k spacer structure on the performance of HG TFETs, fringe field around the tunneling region is compared as shown in Fig. 9. Inner high-k spacer increases the fringe field around the tunneling junction for both structures. Fringe field coupling through the inner highk spacer decreases  $W_{tun}$  [28]. However, fringe fields are denser and higher near the junction in the proposed HG TFETs compared to the previous HG TFETs. In the case of proposed HG TFETs, fringe field is focused on the edge of the high-k spacer which is in contact with TEOS spacer. On the other hand, fringe field of the previous HG TFETs is low and spread because fringe field through the inner high-k spacer and high-k dielectric layer under the low-k spacer are balanced. Thus, gate potential is coupled over a large distance and this result in low current.

The impact of the fringe field coupling on the tunneling region is further illustrated by the band diagrams as shown in Fig. 10. The figure shows the band diagrams near the tunneling junction for  $V_{\rm G} = V_{\rm D} = 0.7$  V. From the figure,  $W_{\rm tun}$  of the previous and proposed HG TFETs have been compared each other. As mentioned before,  $W_{\rm tun}$  of the previous HG TFETs is larger than that of proposed HG TFETs because fringe field through the high-k dielectric layer on the source region reduce the energy band of the source region.


To optimize the design of HG TFETs, the effect of variation in the length of the high-k spacer on  $I_{on}$  has been








investigated. Figure 11 shows the transfer characteristics of the proposed HG TFETs compared with the previous HG TFETs as the length of the high-*k* spacer varies from 0 to 5 nm. The length of an outer low-*k* spacer is fixed at 19 nm for all because of the tunneling junction. Performance degradation is more severe in the case of the previous HG TFETs because high-*k* dielectric on the source region increases the coupling between the gate and the source region. It is clear from the transfer characteristics in Fig. 11 that the device performance degrades with an increasing the length of the high-*k* spacer for the proposed HG TFETs. An increase in the length of the high-*k* 




TFETs.  $W_{\rm prev}$  and  $W_{\rm prop}$  refer to the tunneling width for the previous and proposed HG TFETs




spacer reduces the electric field from the gate because of the physical distance, thereby causing the degradation in the device performance.

Figure 12 shows the energy band diagrams of the proposed HG TFETs with various high-*k* spacer lengths at  $V_{\rm G} = V_{\rm D} = 0.7$  V.  $W_{\rm tun}$  was extracted from the point which shows the maximum electron tunneling rate.  $W_{\rm tun}$  increases as the length of the high-*k* spacer increases which is consistent with the trend in the transfer characteristics. As a result, HG TFETs without an inner high-*k* spacer show the most improved performance. However, the length of high-*k* spacer in this study is 3 nm because of the fabrication issues and this will be covered in chapter 3.



To verify the fabrication condition for the proposed HG TFETs, the effects of  $L_{\text{spacer}}$  and  $T_{\text{RTA}}$  have been also discussed in terms of  $I_{on}$  and SS. Figure 13a shows extracted SS as a function of  $L_{\text{spacer}}$  and  $T_{\text{RTA}}$ . When the device structure is formed by process simulation, SS is extracted from different range of  $I_{\rm D}$  because leakage current level and average of SS are higher than those of device simulation. Thus, SS is defined as an average slope when  $I_{\rm D}$ increases from 10 to 100 fA/ $\mu$ m. Regardless of  $T_{\rm RTA}$ , SS of HG TFETs becomes higher as  $L_{\text{spacer}}$  decreases because dopants of high concentration diffused from the source region are overlapped by high-k material. In this case, conduction band well becomes shallower because higher doping concentration makes  $E_c$  under the high-k material increases. On the other hands, SS becomes higher as  $L_{\text{spacer}}$  increases because of underlap between source and channel region. Similarly, when  $L_{\text{spacer}}$  is fixed, SS becomes higher as  $T_{\rm RTA}$  decreases because of underlap structure. On the contrary, as  $T_{\rm RTA}$  increases, conduction band well becomes shallower, which makes less abrupt transition between off- and on-state. When  $T_{\text{RTA}}$  is 3 s, minimum SS value is shown when  $L_{\text{spacer}}$  is 24 nm and optimum  $L_{\text{spacer}}$  increases as  $T_{\text{RTA}}$  increases.

Figure 13b shows extracted  $I_{on}$  as a function of  $L_{spacer}$ and  $T_{RTA}$ . The turn-on voltage ( $V_{turn-on}$ ) is defined as  $V_G$  when  $I_D$  is 10 fA/µm.  $I_{on}$  is defined as  $I_D$  when  $V_D$  is 0.7 V and  $V_G$  is 0.7 V higher than  $V_{turn-on}$ .  $I_{on}$  shows similar tendency observed in SS as a function of  $L_{spacer}$  and  $T_{RTA}$ . Optimum  $L_{spacer}$  increases as  $T_{RTA}$  increases for the same reason. Tunneling current increases as electric field at the tunneling region increases and it is reversely exponential to  $W_{tun}$ . Electric field is determined by the slope of the energy level in the band diagrams and  $W_{tun}$  is also



strongly influenced by doping profiles. Mostly optimized  $I_{\rm on}$  is shown when  $T_{\rm RTA}$  is 3 s because more abrupt doping profile is formed as  $T_{\rm RTA}$  decreases. When  $T_{\rm RTA}$  is 3 s, optimum  $L_{\rm spacer}$  is 24 nm as same as in the case of SS.

From the results of simulation, overlapped region between Fig. 13a, b is selected as the target for the fabrication condition. Finally, optimized  $L_{\text{spacer}}$  is 24 nm and  $T_{\text{RTA}}$  is 3 s. Though there is variability from the fabrication conditions, it would be within the margin of error because SS shows little change.

#### 3 Fabrication of HG TFETs and analysis

#### 3.1 Improvement in fabrication methods


As discussed in chapter 2, performance degradation was shown for previous HG TFETs and reasons are closely related to fabrication issues. Gradual doping profile is one of them and it is difficult to be improved because it needs advanced annealing equipments. However, there are solutions for enlarged high-*k* dielectric thickness at the source side and the structure of the sidewall spacer. Two key ideas have been introduced to enhance the performance of HG TFETs in this work.


Figure 14 shows the key process flow to form HG and spacer structure of previous and proposed HG TFETs. In previous work, 7:1 BHF solution was used to etch SiO<sub>2</sub> gate insulator. However, this method increased the thickness of the etched SiO<sub>2</sub> gate insulator which would be filled with high-*k* material. Because BHF etched  $n^+$ -doped polysilicon as well as SiO<sub>2</sub> gate insulator, corner of the gate was also etched. As a result, thickness of  $HfO_2$  ( $T_{HfO_2}$ ) was larger than thickness of SiO<sub>2</sub> layer ( $T_{SiO_2}$ ) especially at the edge of the polysilicon gate. This decreased difference of gate-to-channel coupling strength between channel regions overlapped by the high-k material and  $SiO_2$  layer which mainly determines the performance of HG TFETs. This problem has been improved by using HF vapor to etch the SiO<sub>2</sub> gate insulator at the source side. HF vapor showed much better selectivity compared to 7:1 BHF solution and it enhanced thickness uniformity between  $T_{\rm HfO2}$  and  $T_{\rm SiO2}$ . While etching the SiO<sub>2</sub> insulator, the sample was held at 40 °C. It is because etch rate is too high to control and uniformity is bad when the temperature is lower than 40 °C and etch rate is too low when the temperature is higher than 40 °C.

Additionally, process for formation of the HG structure has been changed to remove the high-*k* dielectric layer on the source region. In previous work, outer TEOS spacers were formed right after HfO<sub>2</sub> ALD process and then residual HfO<sub>2</sub> was removed. As a result, HfO<sub>2</sub> layers were remained under TEOS spacers and this decreased energy band of the source region because of increased fringe field from the gate when gate bias is applied [28]. This led to increase of  $W_{tun}$  and degraded performance of HG TFETs. This problem has been improved by etching HfO<sub>2</sub> layers before TEOS spacers were formed. In this case, anisotropic HfO<sub>2</sub> etching process should be defined to protect the HfO<sub>2</sub> layer inserted under the gate. Thus, inductively coupled plasma (ICP) dry etcher was used to etch  $HfO_2$ layer on the source region. Adjusting etching time is very important because HfO<sub>2</sub> layer on the source region should be removed and HfO<sub>2</sub> layer under the gate should be protected at the same time. In addition, very careful control of HfO<sub>2</sub> dry etch process was needed because silicon under the HfO<sub>2</sub> layerrewis also etched well by HfO<sub>2</sub> etch process condition (BCl<sub>3</sub> 100 sccm, 700 W, 5 Wb, 10 mtorr). As a result,  $HfO_2$  layers on the source region were removed and 3-nm inner  $HfO_2$  spacers were remained finally.

#### 3.2 Device fabrication

In order to fabricate HG TFETs without complexity, the fabrication followed the standard CMOS process. Figure 15 shows key process flow for the fabrication of HG TFETs on SOI wafers. Most of the process steps and device structures are similar to those in previous work [27]. However, performance of fabricated HG TFETs have been improved by changing the method of etching  $SiO_2$  layer in Fig. 15d and changing the order of sidewall spacer formation and HfO<sub>2</sub> dry etching. P-type (100) 6-inch SOI wafers ( $T_{SOI} = 100 \text{ nm}$  and  $T_{BOX} = 375 \text{ nm}$ ) were prepared to reduce the leakage current and  $T_{\rm SOI}$ was reduced to be 30 nm by thermal oxidation and removing oxide layer. Active patterns were formed on SOI substrate by photolithography and dry etching. Mesa isolation was used to separate each active region by BOX layer. The channel region is doped with p-type at 10<sup>15</sup> cm<sup>-3</sup>. By dry oxidation and low-pressure chemical vapor deposition (LPCVD) process, the gate stack of 5-nm-thick SiO<sub>2</sub> layer and 100-nm-thick phosphorusdoped polysilicon gate was formed over the active patterned substrate. The most important key process flow of HG TFETs is formation of the HG structure which is divided into two steps. First, SiO<sub>2</sub> gate insulator of source side was selectively etched by using HF vapor. Before etching the SiO<sub>2</sub> gate insulator only in the source side, photolithography step was performed by using mask for protecting the drain region. Second, atomic layer deposition (ALD) of 5-nm-thick HfO<sub>2</sub> was performed to fill the etched gate insulator with high-k material. Then,  $HfO_2$ was etched anisotropically to remove the HfO<sub>2</sub> on the gate, source and drain regions. Next, sidewall spacer was formed with deposition and etching of TEOS layer. TEOS layer was deposited using PECVD and etched by reactive ion etch (RIE). Next, asymmetric source and doping profiles were obtained by implanting different ions respectively. Compared to MOSFETs which are implemented by self-aligned source and drain ion implantation, two clear field masks for implantation to the source and the drain regions are required as shown in Fig. 16. Each mask for covering source and drain regions during implantation is described with different dotted lines. The mask for implantation to source region is the same as the one which is used when source side SiO<sub>2</sub> gate insulator was selectively etched by HF vapor. Mask for implantation to the source region was designed to cover the contact area of the gate region, because gate was doped with n-type and source region was implanted with p-type. Low energy ion implantation was performed for both






source and drain regions to form a steep junction profile. After photolithography for implanting source region was performed, BF<sub>2</sub> ions were implanted with a dose of  $1 \times 10^{15}$  cm<sup>-2</sup> at 5 keV. Following photoresist stripping, photolithography for implanting drain region was performed and As was implanted with the same condition as implantation for source region. In order to activate the dopants with minimal dopant diffusion, rapid thermal annealing (RTA) was done at 1000 °C for 3 s. As an interlayer dielectric (ILD) layer, 200-nm-thick TEOS layer was deposited by PECVD which is followed by photolithography for contact hole. Using the photoresist as a mask, ILD was etched down to the gate, source and drain regions by RIE. For a pre metal cleaning, 50:1 buffered hydrogen fluoride (BHF) solution was used for 30 s. Then, a four-level metallization (Ti-TiN-Al-TiN) was carried out in a sputtering system. Ti was used for metal adhesion, TiN was used for barrier metal, and TiN was used as an antireflection coating for photolithography of Al metal line. Metal pads were defined by photolithography and etch process. In the final step, forming gas annealing was performed at 450 °C for 30 min in  $H_2/N_2$  ambient.

Figure 16 shows the top view scanning electron microscope (SEM) image of the fabricated HG TFET. Gate length and width are 1 and 2.7  $\mu$ m, respectively. Figure 17 shows the cross-sectional transmission electron microscope (TEM) image of the fabricated HG TFET.  $L_{high-k}$  of the fabricated HG TFET is ~8 nm which is similar to the optimized value [18]. Additionally, the increase of  $T_{HfO_2}$ at the source was improved and HfO<sub>2</sub> layer on the source was removed in the proposed HG TFETs as shown in Fig. 17.  $T_{HfO_2}$  is almost equal to  $T_{SiO_2}$ . The spacers consist of 3-nm-wide inner HfO<sub>2</sub> spacers and 20-nm-wide outer TEOS spacers. In order to evaluate the merits of HG TFETs, SiO<sub>2</sub>-only TFETs were also fabricated as control devices. Most of the process flow was the same as that of HG TFETs except for the formation of the HG structure. The SiO<sub>2</sub>-only TFET has only 20-nm TEOS spacers.

#### 3.3 Electrical characteristics

Figure 18 illustrates the transfer curves of the proposed HG TFETs compared with those of previous HG TFETs








Fig. 17 Cross-sectional TEM image of the fabricated HG TFET



and SiO<sub>2</sub>-only TFETs for  $V_{\rm D} = 0.1$  and 1.0 V. Proposed HG TFETs show higher  $I_{\rm on}$  and lower SS than previous HG TFETs as a result of improved device design even though  $t_{\rm ox}$  is 5 nm which is larger than 3-nm  $t_{\rm ox}$  of previous HG TFETs. In addition, proposed and previous HG TFETs show much higher  $I_{\rm on}$  and lower SS than SiO<sub>2</sub>only TFETs because HG TFETs have a local minimum of  $E_{\rm C}$  resulted from locally inserted HfO<sub>2</sub> at the source side gate dielectric. This reduces  $W_{\rm tun}$  and increases the electric field at the tunneling junction. Though both HG and SiO<sub>2</sub>-only TFETs show low  $I_{\rm off}$ ,  $I_{\rm amb}$  of both kinds of devices increases as  $V_{\rm D}$  increases. Especially,  $I_{\rm amb}$  of HG TFETs is larger than that of SiO<sub>2</sub>-only TFETs because inner high-k spacers reduce  $W_{tun}$  between drain and channel region as well as  $W_{tun}$  between source and channel region. Thus, the underlap structure between gate and drain or reducing drain doping concentration are needed to reduce  $I_{amb}$  [16, 17].

Figure 19 shows the output characteristics of the proposed and previous HG TFETs. The output characteristics of proposed HG TFETs show better performance and lower parasitic resistance than previous HG TFETs.  $I_D$  of both kinds of HG TFETs increases with  $V_D$  slowly until it reaches its saturation value at high  $V_D$  because of high tunneling resistance. Especially, the tunneling resistance of previous HG TFETs is higher than proposed HG TFETs because  $W_{tun}$  is larger than proposed HG TFETs.

Output characteristics of TFETs are different from those of MOSFETs because their mechanisms are different. While MOSFETs are saturated when the inversion layer of drain side is disappeared, most of inversion layer of TFETs is formed from the drain and surface channel potential ( $\Psi_s$ ) is pinned by  $V_D$  [30]. Thus, inversion layer formation makes  $I_{\rm D}$  less sensitive to  $V_{\rm G}$  and low  $V_{\rm D}$  results in low  $\Psi_{\rm s}$  which induces band-to-band tunneling currents. However, saturated currents become sensitive to  $V_{\rm G}$  because  $I_{\rm D}$  is determined by band-to-band tunneling without  $V_{\rm D}$  influence when  $I_{\rm D}$  is saturated. Figure 20 shows SS of proposed and previous HG TFETs in terms of  $I_{\rm D}$ . SS of SiO<sub>2</sub>-only TFETs is not considered because SS is much higher than those of both HG TFETs. Proposed HG TFETs show lower SS within wider current range than previous HG TFETs. Table 2 summarizes electrical characteristics of proposed HG TFET compared with those of previous HG TFET and SiO<sub>2</sub>-only TFET. Dimensions of proposed HG TFET are same as previous HG TFET but  $T_{ox}$  is different at this time.  $I_{off}$  is defined as






Table 2 Electrical characteristics summarization of proposed HG TFET compared with previous HG TFET and SiO<sub>2</sub>-only TFET

	Proposed HG TFET	Previous HG TFET	SiO <sub>2</sub> -only TFET
L <sub>G</sub> (μm)	1.0	1.0	1.0
W <sub>G</sub> (μm)	2.7	2.7	2.7
T <sub>ox</sub> (nm)	5.0	3.0	5.0
$V_{\rm DD}$ (V)	1.0	1.0	1.0
l <sub>on</sub> (nA/μm)	56	18	0.004
/ <sub>min</sub> (pA/μm)	0.03	0.1	0.001
SS <sub>min</sub> (mV/dec)	130	170	550
SS <sub>avg</sub> (mV/dec)	170	200	650
I <sub>on</sub> /I <sub>off</sub>	$5.6 \times 10^{4}$	$1.8 \times 10^{4}$	3.5 × 10

 $I_{\rm D}$  is equal to 1pA/µm and  $V_{\rm off}$  is defined as the  $V_{\rm G}$  when  $I_{\rm D}$  is  $I_{\rm off}$ .  $I_{\rm on}$  is defined as  $I_{\rm D}$  when  $V_{\rm G}$  is  $V_{\rm off} + V_{\rm DD}$ . SS<sub>min</sub> is minimum point swing and SS<sub>avg</sub> is an average slope when  $I_{\rm D}$  is from 1pA/µm to 1nA/µm. Proposed HG TFET shows higher  $I_{\rm on}$  and lower  $I_{\rm min}$  than previous HG TFET even though  $T_{\rm ox}$  is increased. SS<sub>min</sub> and SS<sub>avg</sub> of proposed HG TFET are also lower than those of previous HG TFET. In addition, proposed HG TFET has an  $I_{\rm on}/I_{\rm off}$  of 5.6 × 10<sup>4</sup> at  $V_{\rm DD} = 1$  V which is comparable with other reported Si TFETs [8, 11, 12, 22].

Although HG TFETs are proposed for low-power application, SS of HG TFETs is larger than 60 mV/dec and current drivability is much smaller than requirements of the Low Standby Power devices [31]. First of all, abrupt doping profile is necessary for higher  $I_{on}$  and lower SS. Because conventional RTA is used in this work,  $W_{tun}$ is increased and it is difficult to control the tunneling junction. Advanced annealing methods such as spike or laser annealing can be considered for this purpose [23, 32]. In addition, tunneling current can be enhanced by using lower bandgap semiconductors such as SiGe, Ge and III-V materials [17, 19–21]. If relative permittivity of high-k material increases, performance of HG TFETs would be further improved.

#### 4 Conclusions

In this work, HG TFETs have been investigated through the simulation and fabrication of devices in order to demonstrate the higher performance and low-power consumption. Optimized HG TFETs showed higher  $I_{on}$  and, lower  $I_{amb}$  and SS than conventional TFETs by replacing source-side gate insulator with a high-k material. A highk material partially located at the source side induced a local minimum of  $E_{\rm c}$  due to relative permittivity discrepancy between high-k dielectric and SiO<sub>2</sub> layer. In addition, proposed HG TFETs showed improved device performance than previous HG TFETs by improvement in device design. For the fabrication of HG TFETs with improved performance, key processes were modified. HF vapor was used to etch the source-side gate insulator uniformly and HfO<sub>2</sub> etch was performed right after HfO<sub>2</sub> ALD to remove the HfO<sub>2</sub> layer remained on the source region. Through the electrical test of fabricated devices, proposed HG TFETs showed higher performance than previous HG TFETs and conventional TFETs in terms of  $I_{\rm on}$  and SS. To sum up, it is promising that HG TFETs are alternative devices which will complement the MOSFETs for highly energy efficient ICs.

#### Authors' contributions

All authors have contributed to the writing of the manuscript. Both authors read and approved the final manuscript.

#### Acknowledgements

This work was supported in part by the NRF of Korea funded by the MSIP under Grant NRF-2015003565 (Mid-Career Researcher Program), NRF-2015046617 (Fundamental Technology Program) and in part by the MOTIE/KSRC under Grant 10044842 (Future Semiconductor Device Technology Development Program).

#### **Competing interests**

The authors declare that they have no competing interests.

Received: 9 March 2016 Accepted: 2 May 2016 Published online: 15 June 2016

#### References

- M. Bohr, The new era of scaling in an SoC world, in *IEEE International Solid-State Circuits Conference (ISSCC)* (2009), pp. 23–28
- D.J. Frank, R.H. Dennard, E. Nowak, P.M. Solomon, Y. Taur, H.-S.P. Wong, Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE 89(3), 259–288 (2001)
- L. Chang, Y.-K. Choi, D. Ha, P. Ranade, S. Xiong, J. Bokor, C. Hu, T.-J. King, Extremely scaled silicon nano-CMOS devices. Proc. IEEE 91(11), 1860–1873 (2003)

- Y. Taur, E. Nowak, CMOS devices below 0.1 μm: how high will performance go? in *IEEE International Electron Devices Meeting (IEDM) Technical Digest* (1997), pp. 215–218
- K. Gopalakrishnan, P. B. Griffin, J. D. Plummer, I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q, in *IEEE International Electron Devices Meeting (IEDM) Technical Digest* (2002), pp. 289–292
- W.Y. Choi, J.Y. Song, J.D. Lee, Y.J. Park, B.-G. Park, 100-nm n-/p-channel I-MOS using a novel self-aligned structure. IEEE Electron Device Lett. 26(4), 261–263 (2005)
- H. Kam, D.T. Lee, R.T. Howe, T.J. King, A new nano-electromechanical field effect transistor (NEMFET) design for low-power electronics, in *IEEE International Electron Devices Meeting (IEDM) Technical Digest* (2005), pp. 463–466
- P.-F. Wang, K. Hilsenbeck, Th Nirschl, M. Oswald, C. Stepper, M. Weiss, D. Schmitt-Landsiedel, W. Hansch, Complementary tunneling transistor for low power application. Solid-State Electron. 48(12), 2281–2286 (2004)
- T. Nirschl, P.-F. Wang, C. Weber, J. Sedlmeir, R. Heinrich, R. Kakoshke, K. Schrufer, J. Holz, C. Pacha, T. Schulz, M. Ostermayr, A. Olbrich, G. Georgakos, E. Ruderer, W. Hansch, D. Schmitt-Landsiedel, The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes, in *IEEE International Electron Devices Meeting (IEDM) Technical Digest*, (2004), pp. 195–198
- Q. Zhang, W. Zhao, A. Seabaugh, Low-subthreshold-swing tunnel transistors. IEEE Electron Device Lett. 27(4), 297–300 (2006)
- W.Y. Choi, B.-G. Park, J.D. Lee, T.-J.K. Liu, Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett. 28(8), 743–745 (2007)
- R. Gandhi, Z. Chen, N. Singh, K. Banerjee, S. Lee, Vertical Si-nanowire n-type tunneling FETs with low subthreshold swing (≤50 mV/decade) at room temperature. IEEE Electron Device Lett. 32(4), 437–439 (2011)
- J. Appenzeller, Y.-M. Lin, J. Knoch, P. Avouris, Band-to-band tunneling in carbon nanotube field-effect transistors. Phys. Rev. Lett. **93**(19), 196805 (2004)
- K. Boucart, A.M. Ionescu, Length scaling of the double gate tunnel FET with a high-k dielectric. Solid-State Electron. 51(11–12), 1500–1507 (2007)
- J. Knoch, S. Mantl, J. Appenzeller, Impact of the dimensionality on the performance of tunneling FETs: bulk versus one-dimensional devices. Solid-State Electron. 51(4), 572–578 (2007)
- J.-S. Jang, W.Y. Choi, Ambipolarity factor of tunneling field-effect transistors (TFETs). J. Semicond. Technol. Sci. 11(4), 272–277 (2011)
- T. Krishnamohan, D. Kim, S. Raghunathan, K. Saraswat, Double gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and <60 mV/dec subthreshold slope, in *IEEE International Electron Devices Meeting (IEDM) Techical Digest* (2008), pp. 947–949
- W.Y. Choi, W. Lee, Hetero-gate-dielectric tunneling field-effect transistors. IEEE Trans. Electron Devices 57(9), 2317–2319 (2010)
- S.H. Kim, H. Kam, C. Hu, T.-J. K. Liu, Germanium-source tunnel field effect transistors with record high I<sub>ON</sub>/I<sub>OFF</sub>, in VLSI Symposium Technical Digest, 2009 (2009), pp. 178–179
- G. Zhou, Y. Lu, R. Li, Q. Zhang, W.S. Hwang, Q. Liu, T. Vasen, C. Chen, H. Zhu, J.-M. Kuo, S. Koswatta, T. Kosel, M. Wistey, P. Fay, A. Seabaugh, H. Xing, Vertical InGaAs/InP tunnel FETs with tunneling normal to the gate. IEEE Electron Device Lett. 32(11), 1516–1518 (2011)
- K. E. Moselund, H. Ghoneim, M. T. Bjork, H. Schmid, S. Karg, E. Lortscher, W. Riess, H. Riel, Comparison of VLS grown Si NW tunnel FETs with different gate stacks, in *Proceedings of the European Solid-State Device Research Conference (ESSDERC)* (2009), pp. 448–451
- F. Mayer, C. Le Royer, J.-F. Damlencourt, K. Romanjek, F. Andrieu, C. Tabone, B. Previtali, S. Deleonibus, Impact of SOI, Si<sub>1-x</sub>Ge<sub>x</sub>OI and GeOI substrates on CMOS compatible tunnel FET performance, in *IEEE International Electron Devices Meeting (IEDM) Technical Digest* (2008), pp. 163–166
- R. Jhaveri, V. Nagavarapu, J.C.S. Woo, Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor. IEEE Trans. Electron Devices 58(1), 80–86 (2011)
- 24. SILVACO International, Santa Clara, CA 95054, USA, ATHENA/ATLAS User's Manual (2012)
- G. Lee, W.Y. Choi, Low-power circuit applicability of hetero-gate-dielectric tunneling field-effect transistors. IEICE Trans. Electron. E95-C(5), 910–913 (2012)

- M.J. Lee, W.Y. Choi, Effect of device geometry on hetero-gate-dielectric tunneling field-effect transistors (HG TFETs). IEEE Electron Device Lett. 33(10), 1459–1461 (2012)
- G. Lee, W.Y. Choi, Dual-dielectric-constant spacer hetero-gate-dielectric tunneling field-effect transistors. Semicond. Sci. Technol. 28, 052001 (2013)
- H.G. Virani, R.B.R. Adari, A. Kottantharayil, Dual-k spacer device architecture for the improvement of performance of Silicon n-channel tunnel TFETs. IEEE Trans. Electron Devices 57(10), 2410–2417 (2010)
- 29. A. Chattopadhyay, A. Mallik, Impact of a spacer dielectric and a gate overlap/underlap on the device performance of a tunnel field-effect transistors. IEEE Trans. Electron Devices **58**(3), 677–683 (2011)
- W. Lee, W.Y. Choi, Influence of inversion layer on tunneling field-effect transistors. IEEE Electron Device Lett. **32**(9), 1191–1193 (2011)
- 31. The International Technology Roadmap for Semiconductors (ITRS) (2012), http://www.itrs2.net/. Accessed 6 Jan 2016
- D. Leonelli, A. Vandooren, R. Rooyackers, S.D. Gendt, M.M. Heyns, G. Groeseneken, Drive current enhancement in p-tunnel FETs by optimization of the process conditions. Solid-State Electron. 65–66, 28–32 (2011)

# Submit your manuscript to a SpringerOpen<sup>™</sup> journal and benefit from:

- ► Convenient online submission
- Rigorous peer review
- Immediate publication on acceptance
- Open access: articles freely available online
- High visibility within the field
- Retaining the copyright to your article

Submit your next manuscript at > springeropen.com