## SCISPACE <br> formerly Typeset

〇 Open access • Proceedings Article • DOI:10.1109/CCECE.1999.807240

## Design and synthesis of an IEEE-754 exponential function - Source link $\quad$ T

H. Bui, Sofiène Tahar

Institutions: Concordia University
Published on: 09 May 1999-Canadian Conference on Electrical and Computer Engineering
Topics: Verilog, VHDL, Hardware description language, Floating-point unit and IEEE floating point

## Related papers:

- Table-driven implementation of the exponential function in IEEE floating-point arithmetic
- FPGA-based implementation of a robust IEEE-754 exponential unit
- VHDL implementation of IEEE 754 floating point unit
- Verifying the Accuracy of Polynomial Approximations in HOL
- Floating Point Verification in HOL Light: The Exponential Function


# Design and Synthesis of an IEEE-754 Exponential Function 

Hung Tien Bui arßbfi ène T ahar<br>Dept. of Electrical and Computer Engineering, Concordia Universit y 1455 De Maisonneuve W., Montreal, Quebec, H3G 1M8, Canada Email: \{h t_bui, tahar\}@ece.concordia.ca


#### Abstract

This work aims at designing a flo ating-pint exponential function using the table-driven method. The algorithm was first implemented using sequential VHDL and later translated to concurrent Verilo g. The main part of the work consisted of creating modules that would handle basic IEEE-754 single precision number manipulation routines such as addition, multiplication, and rounding to nearest integer. Using these routines, a model was implemented based on the table-driven algorithm. The VHDL design, as well as the $V$ erilo gdesign, wer esimulated and the results proved to be satisfactory. Synthesis was performed using CMOSIS5 technology on the VHDL code and yielde da fairly large result.


## 1 Introduction

The last tw odecades ha vebrought extraordinary adv ances in numerical calculations. The improvements in hardware and in execution speed ha e contributed to the great progress in mathematical calculation speed and accuracy. Along with these advances came the development, in 1985, of a format that would rev olutionize the world of science: the IEEE-754 single and double precision formats [2]. The numbers represen ted under these formats, whid are respectively 32 and 64 bits in length, have a greater range than their 2 's complement counterparts. In the early days, there w as no hardvare a vailable to implemen floating-point arithmetics. The only way to perform these operations w ould be to write softw areroutines. Unfortunately, the creation of suc hprograms is rather complex and is not a trivial task for most people. Furthermore, the execution speed w ouldbe very slow when compared to a hardware implementation.

The interest then shifted to hardware design of such mathematical modules. The objective is to create an integrated circuit that would handle the transcenden tal mathematical functions in the IEEE-754 single and double precision formats. This paper outlines the work that was put into creating the hardware implementation of an exponential function. The design of the circuit was done using tw o differeth hardware description languages, namely Verilog and VHDL. Although the implementation was follo wing the algorithm outlined in [5] and [3], several changes had to be made to accommodate our single-precision implementation, in con trast to the reference, which used double-precision operations.

## 2 Floating-Point Exponential Function

The table-driven implementation of the exponential function used by Ping Tak Peter T ang [5] consists of three main parts. The input value is first reduced to a certain working range. A shifted exponential function is then estimated using known polynomial approximations. Finally, the exponential function of the original input is reconstructed using a certain formula.


Figure 1: "Black-Box" Representation

Figure 1 depicts the black-bo x represenation of the floating-point exponential function. The input $X$ can be seen as being composed of many parts [5]:

$$
\begin{equation*}
x=(32 * m+j) *(\log 2) / 32+(r 1+r 2) \tag{1}
\end{equation*}
$$

where $|r 1+r 2| \leq(\log 2) / 64, m$ and $j$ are integers, and $r 1$ and $r 2$ are real numbers. Note that all logarithmic functions are, in reality, natural logarithmic functions (base e).
The polynomial approximation required is that of $\exp (r)-1$ which can be expressed as a Taylor series.

$$
\begin{equation*}
p(r)=r+a 1 * r 2+a 2 * r 3+\ldots \tag{2}
\end{equation*}
$$

where $a 1$ and $a 2$ are the coefficients and $r$ is the v ariable of the Taylor series.
The exponential function can then be reconstructed in the follo wing manner starting from equation (1) and equating $r=r 1+r 2$ :

$$
\begin{gather*}
x=(32 * m+j) *(\log 2) / 32+r  \tag{3}\\
x=m * \log 2+(j * \log 2) / 32+r  \tag{4}\\
\exp (x)=\exp ((m * \log 2)+(j / 32) * \log 2+r)  \tag{5}\\
\exp (x)=\exp \left(\log 2^{m}+\log 2^{j / 32}+r\right)  \tag{6}\\
\exp (x)=\exp \left(\log 2^{m}\right) * \exp \left(\log 2^{j / 32}\right) * \exp (r)  \tag{7}\\
\exp (x)=2^{m} * 2^{j / 32} *(p(r)+1)  \tag{8}\\
\exp (x)=2^{m} *\left(2^{j / 32}+2^{j / 32} * p(r)\right) \tag{9}
\end{gather*}
$$

The objective of the algorithm would then be to isolate $m$ and $j$ and find the coefficients for the polynomial ( $a 1$ and $a 2$ ).

Figure 2 contains the algorithm written by John Harrison [3] used in this implementation of the tabledriven method for the floating-point exponential function. The algorithm begins by chec king for exceptional inputs. These are inputs for which the algorithm w ould yield an incorrect or undetermined ansver. Examples of these type of exceptions are $N a N$ (not a number), both infinities, an upper limit for which the output is positive infinity and a low er limit for whid the output can be approximated by simple arithmetic operation. If the input does not fall into one of the

```
Int_32 = Int(32)
Int_2e9 = Int(2 EXP 9)
Plus_one = float(0, 127, 0)
THRESHOLD_1 = float(0, 134, 6066890)
THRESHOLD_2 = float (0, 102, 0)
Inv_L = float (0, 132, 3713595)
L1 = float(0, 121, 3240448)
L2 = float (0, 102, 4177550)
A1 = float (0, 126, 68)
A2 = float(0, 124, 2796268)
var x:float, E:float, R1:float, R2:float,
R:float, P:float, Q:float,
S:float, E1:float, N:Int, N1:Int, N2:Int,
M:Int, J:Int;
if Isnan(X) then E:=X
else if X == Plus_infinity then e:=
Plus_infinity
else if X == Minus_infinity then e:=
Plus_zero
else if (abs(X) > THRESHOLD_1 then
    if X > Plus_zero then E := Plus_infinity
    else E := Plus_zero
else if abs(X) < THRESHOLD_2 then E :=
Plus_one + X
else
(N := INTRND(X * Inv_L);
    N2 := N % Int_32;
    N1 := N - N2;
    if abs(N) \geq Int_2e9 then
        R1 := (X - Tofloat(N1) * L1) -
Tofloat(N2) * L1
    else
        R1 := X - Tofloat(N) * L1;
    R2 := Tofloat(N) * L2;
    M := N1 / Int_32;
    J := N2;
    R := R1 + R2;
    Q := R * R (A1 + R * A2);
    P := R1 + (R2 + Q);
    S := S_Lead(J) + S_Trail(J);
    E1 := S_Lead(J) + (S_Trail(J) + S * P);
    E := Scalb(E1, M)
)
```

Figure 2: Exponential Function Algorithm
previously mentioned categories, the program continues.

The next step is to calculate the values for $m$ and $j$. The required values can be obtained by first multiplying equation (1) by a value of $32 /(\log 2)$, known as $I N V L_{L}$. P erforming these operations on equation (1), we get

$$
\begin{equation*}
X * 32 /(\log 2)=(32 * m+j)+(r 1+r 2) * 32 /(\log 2) \tag{10}
\end{equation*}
$$

Knowing that the value of $(r 1+r 2) * 32 /(\log 2)$ cannot exceed 0.5 (because $r 1+r 2 \leq(\log 2) / 64)$, the previous equation can be approximated quite accurately by

$$
\begin{equation*}
\operatorname{INTEGER}(X * 32 /(\log 2))=(32 * m+j) \tag{11}
\end{equation*}
$$

The left hand side of this equation can easily be solved and will be assigned the letter $N$. Using the modulo32 function, the values for $(32 * m)$ and $j$, named $N 1$ and $N 2$, respectively, can be calculated with little or no error.

Equation (11) can be rewritten as

$$
\begin{equation*}
N=N 1+N 2 \tag{12}
\end{equation*}
$$

where $N=I N T E G E R(X * 32 /(\log 2)), N 1=32 * m$, and $N 2=j$

The variables $m$ and $j$ can be derived from the previous results as follows:

$$
\begin{gather*}
m=N 1 / 32  \tag{13}\\
j=N 2 \tag{14}
\end{gather*}
$$

With the value of $N$ in hand, the value of $r 1$ can be calculated as follows [5]:

If the absolute value of $N<2^{9}$
then

$$
\begin{equation*}
r 1=(X-N * L 1) \tag{15}
\end{equation*}
$$

else

$$
\begin{equation*}
r 1=(X-N * L 1)-N 2 * L 1 \tag{16}
\end{equation*}
$$

The value of $r 2$ is obtained by

$$
\begin{equation*}
r 2=-N * L 2 \tag{17}
\end{equation*}
$$

$L 1$ and $L 2$ are constants that can be added together in order to approximate $32 /(\log 2)$. The reason for separating the value into tw o constants is to increase the accuracy to one that is higher than that of single precision.

The sum of $r 1$ and $r 2$ will represent the scaling of the input $X$ to a value $r$ in the interval $[-(\log 2) / 64$,
$(\log 2) / 64]$. Using the value of $r$ in the T aylor series (2), the function of $\exp (r)-1$ can be approximated. For convenience purposes, only the first three elements will be considered.

The following step consists of forming the T aylor series which can be done in many was. The implemented algorithm first calculated the second and third order elements. The coefficients $a 1$ and $a 2$ are constants that w erecalculated by Ping Tak Peter T ang using a Remez algorithm [5].

Examination of equation (9) reveals that only tw o more values need to be calculated in order to obtain the final result: $2^{m}$ and $2^{j} / 32$. The table-driven implementation w asnamed so because of the fact that the v alues for $\dot{2} / 32, j$ ranging from 0 to 31 , were calculated beforehand and stored in a table. These numbers are broken do wn into tw oparts, namely s_lead and s_trail, to increase the precision roughly by an order of t w o.With these values known, the final result can be determined, without difficulty, using equation (9).

## 3 Hardware Implementation

The implementation of the algorithm, w as done using tw o different hardware description languages, namely, V erilogand VHDL. The design constructed using VHDL made use of the sequential mode in contrast to the Verilog implementation that used combinational logic. Both essentially implement the same algorithm outlined in the previous section.

The VHDL and Verilog designs are composed of numerous procedures that perform IEEE 754 operations. These operations include the addition, multiplication, division by 32 , rounding to the nearest integer, modulo 32 , comparison and powers of 2 . These modules w ere used as building blodks to construct the floatingpoint exponential function (Figure 3). T o ensure that the code is synthesizable, the program was made primitive and the length was much greater than it needed to be. A general description of each procedure follows. Interested readers can refer to [1] for a more detailed description.

### 3.1 Addition

The addition procedure co vers both the addition and the subtraction operations. The idea is mainly the same for both but handling both cases together is an added degree of complexity. The algorithm puts both numbers to the same exponent, adds or subtracts the numbers and then normalizes.


Figure 3: Block Diagram of the Hardware Implementation

The first part of the addition procedure chec ks which input is greater. This is especially important in cases where the inputs are of opposite signs. If the inputs carry the same sign, the output sign will then be the same. When the signs are different, the input with the greater magnitude will impose its sign. The next step is to denormalize bothlputs and perform the addition. How ev er, before going on to thatstep, "01" has to be concatenated to both numbers. The reason for this is that the 1 is the implied 1 contained in the IEEE 754 format. The 0 is there to make sure that the carry bit is not lost. Denormalizing is done by right-shifting the smaller input by an amount determined by the difference in exponents. The exponent is unbiased by removing 127 ("01111111") from its biased value. Addition is then performed normally and the last part is normalizing. Normalization is done using a list of IF-THEN-ELSE statements to $k$ eep the code simple. It would have been more convenient to use FOR loops but the code would then be more dense and significantly more complex for later synthesis.

### 3.2 Multiplication

Multiplication is an operation that is quite straightforward. Its algorithm is divided into three main parts corresponding to the three parts of the single precision format. The first part, the sign, is determined by an exclusive-OR function of the tw o input signs. The exponent of the output, the second part, is calculated by adding the tw oinput exponents. And finally, the significand is determined by multiplying the two input
significands each with a " 1 " concatenateit.to The result obtained will have about twice as many bits as the significand should normally have and so, the result will be truncated, normalized and the implied " 1 " will be removed. The normalization process will be fairly simple knowing that the multiplication of two 24 bit numbers with a one at the most significant bit position will yield a result with a one at the most significant bit (bit 47) or at bit 46. Depending on the situation, the result will either be shifted once or twice.

At the beginning of the algorithm, there is an IF statement that chec ks for exceptional cases where there is a zero in at least one of the inputs. Since inputs such as "zero", "NaN" (Not a Number) and both infinities are determined by a specific bit pattern, they have to be treated separately by the multiplication procedure.

### 3.3 Division b y 32

This function is only required to be used on a specific type of numbers: multiples of 32 . Knowing this fact, the procedure does not need to support all possible ranges of inputs. The operations performed can be explained as follows: the algorithm will output zero if the input exponent is less than five and will simply subtract five from the exponent if it is not the case.

### 3.4 Round to Nearest Integer

The "Round to Nearest Integer" algorithm starts by checking if the exponent is of the order of -2 or less. This would result in an output of zero. The second case is to chec k if the exponert is -1 in which case the output would be equal to 1 . These are t w o special situations that deal with negative exponents since the main algorithm cannot handle these cases.

The basic idea here is to verify the bit at the 0.5 position. If the bit is set, the decimal positions are filled with zero and we add one to the resulting integer. If the bit is reset, the bits located to the right of the decimal point will be reset. T oaccomplish this, the input is first shifted righ tby a n umber of positions corresponding to the exponent (so that all the fraction bits are shifted out). The number obtained should be an integer. This number is then incremented by one if the bit at 0.5 is set else it should be left the same.

### 3.5 Modulo 32

Modulo 32 ås operation that is done by simply taking the five first bits located to the left of the decimal point. The result will then be an unsigned 5 -bit
integer that will have to be conv erted to single precision format.

The procedure is somewhat similar to that of rounding to the nearest integer. The input is first shifted right by the number of bits corresponding to the exponent. The result is then ANDed with the "11111" bit pattern in order to isolate the fiv ebits. The conversion process checks where the first 1 is located starting from the most significant position. An exponent is then assigned accordingly and the result is shifted left to comply with the rules of normalization.

### 3.6 Comparison

Unlike the other procedures, the comparison does not output a number in the IEEE 754 format. Instead, it generates three bits that give a comparative indication of the size of the first input with respect to the second input. If the first input is greater than the second one, then the most significant bit is set. If the second input is greater than the first, then it is the least significant bit that is set. If the tw o inputs are equal then the middle bit is set. Only one bit can be set at any given time.

### 3.7 Po wers of Two

The powers of tw o function can be implemerted by realizing that the value of the input is the value of the output exponent. F or example, placing four as an input would result in tw o to the pov er of four, yielding four in the exponent field. The objective of the function would then be to convert the input, being an IEEE 754 number, to a 2's complement number. The bias of 127 would then be added to the result and the sum would be placed in the exponent field. The sign and significand fields will be filled with zeros because the result will always be positiv eand will always be an integer multiple of two.

### 3.8 Get J

The current implementation of the exponential circuit uses the table-driven approach. The table index should ideally be an unsigned integer to make the searc h easier. The "Get J" procedure tak es care of this. It takes a n unber in the single-precision format and transforms it to an unsigned number. The procedure examines the exponent and extracts the corresponding bits from the significand. Using an unsigned number for the search makes the task of finding a correct value for $S$ easier (refer to the algorithm described in Figure 2).

### 3.9 Modifications and Remarks

The algorithm described by Ping Tak Peter T ang [5] used single precision in combination with double precision in order to achiev e better accuracy. The work presented here does not coverdouble precision calculation and thus, sev eral danges have been made made.

The beginning of the algorithm contains a multitude of IF statements chec king for special case considerations. One of those cases is an upper limit threshold beyond which the output goes to infinity. The second case is a low er limit threshold that dec ks to see if the input is low enough for the following approximation to hold: OUTPUT $=1+$ INPUT. The low erlimit can be left the same without any major consequences. How eer, the algorithm overflows for inputs far smaller than the upper limit and thus, the boundary had to be changed. The value for Threshold_1 w as modified to 89 from its initial value of about 220 .

In addition, modifications had to be made to the modulo-32 function which operates differently with negative n umbers. The algorithm needs the output of this function to be positive and so, negative results will have 32 added to them.

## 4 Simulation and Synthesis Results

After implementing the algorithm, the next step is to $v$ erify the accuracy of the outputs. The verification is done by comparing the expected results obtained using a normal calculator to the output generated by the implemented algorithm.

The analysis was performed on 20 test vectors covering a widely-used range of inputs. The results obtained are tabulated in Table 1. As it can be seen, the outputs differ from the expected results by only a small margin. These errors can be attributed to differen $t$ factors that include errors in reduction, errors in approximation and rounding errors. Errors in reduction occur because of the mapping of the input to a range of values $r$ betw een $(\log 2) / 64$. The approximation errors are present because of the use of only the first three elements in the T aylor series to calculate the $e^{r}-1$ function. The rounding errors are due to the many cases where numbers had to be rounded because single precision did not provide enough accuracy . A more detailed analysis is described in the work of Ping Tak Peter T ang [5]. The numbers given there are how ev er notapplicable here because this project does not cover double precision arithmetics.

| Input | Output | Expected |
| :--- | :--- | :--- |
| $+\infty$ | $+\infty$ | $+\infty$ |
| $-\infty$ | 0 | 0 |
| Nan | Nan | NaN |
| 0 | 1.0 | 1.0 |
| 0.25 | 1.284025430 | 1.284025417 |
| 0.5 | 1.648721218 | 1.648721271 |
| 1 | 2.718281745 | 2.78281828 |
| 2 | 7.389055728 | 7.389056099 |
| 5 | 148.4131622 | 148.4131591 |
| 10 | 22026.46679 | 22026.46579 |
| 15 | 3269017.25 | 3269017.372 |
| 20 | 485165184.0 | 485165195.4 |
| -0.25 | 0.778800726 | 0.778800783 |
| -0.5 | 0.606530666 | 0.606530659 |
| -1 | 0.36787945 | 0.367879441 |
| -2 | 0.135335296 | 0.135335283 |
| -5 | $6.737946531 \mathrm{E}-3$ | $6.737946999 \mathrm{E}-3$ |
| -10 | $4.539992731 \mathrm{E}-5$ | $4.539992976 \mathrm{E}-5$ |
| -15 | $3.059023469 \mathrm{E}-7$ | $3.059023205 \mathrm{E}-7$ |
| -20 | $2.061153691 \mathrm{E}-9$ | $2.061153622 \mathrm{E}-9$ |

T able 1:Simulation Results

Using the RTL design of the Exponential Function described in previous sections, synthesis was performed using CMOSIS5 technology on the VHDL code and yielded a fairly large result. This can be attributed to the fact that no size restrictions were set in order to accelerate the process. T able 2 shows the results obtained using Synopsys.

| Number of Ports | 64 |
| :--- | :--- |
| Number of Nets | 15944 |
| Number of Cells | 14627 |
| Combinational Area | 14810490 |
| Noncombinational Area | 47929 |
| T otal Cell Area | 14858419 |

T able 2: Synthesis Results
In $T$ able 2, cells refer to the number of standard cells that the design uses, whereas nets refer to interconnects (internal input/output wires). All area measures are given in square microns.

## 5 Conclusions

This paper describes the functionality of the floating-point exponential function from the inside. It presents a general view of the building blocks that
constitute the design. Two RTL models were created using VHDL and V erilogand both w eresimulated, showing satisfactory results. The VHDL design w as successfully syithesized and this becomes a good working element for future research.

Even though the contribution made by this w ork is substantial, there is still a lot of room left for improvement in terms of accuracy and compactness of the code. Most modifications will, how eve, not have a great impact on the performance of the design. As a finished product, this project seems promising in that it can be integrated along with other similar modules to form a transcendental mathematical unit.

Using the syn thesized design, verification procedures can be made to formally verify the different levels of abstraction and eventually, check if the RTL implementation implies the high-level specification. The process of formally verifying the algorithm described in [5] has previously been targeted by John Harrison [3]. He used a version of the HOL prover, namely HOL Light [4], to perform this verification at a high level of abstraction. In contrast to this, weaim a low er level verification that the implementation implies the algorithm.

## References

[1] Hung Tien Bui, Bashar Khalaf and Sofiène Tahar. T able-Drien Floating-Point Exponential Function. T echnicalReport. Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada, October 1998
[2] IEEE Standard for Binary Floating Point Arithmetic. ANSI/IEEE Standard 754-1985. The Institute of Electrical and Electronic Engineers, Inc.
[3] John Harrison. Floating-Poin t Verification in HOL Light: The Exponential F unction. T echnical Report No. 428, University of Cambridge Computer Laboratory, UK, June 1997.
[4] John Harrison. HOL Light: A Tutorial Introduction. Srivas, M. and Camilleri, A. (eds), Formal Methods in Computer-Aided Design, V olume 1166 of Lectures Notes in Computer Science, Spinger-Verlag, 1996, pp. 265-269.
[5] Ping T akP eter Tang. T able-Drien Implementation of the Exponential Function in IEEE Floating-Poin t Arithmetic. ACM T ransactions on Mathematical Software, Vol. 15, No. 2, 1989.

