

# DESIGN OF ANALOG INTEGRATED CIRCUITS AND SYSTEMS

---

**Kenneth R. Laker**

*University of Pennsylvania*

**Willy M. C. Sansen**

*Katholieke Universiteit Leuven  
Belgium*

**McGraw-Hill, Inc.**

New York St. Louis San Francisco Auckland Bogotá Caracas  
Lisbon London Madrid Mexico City Milan Montreal  
New Delhi San Juan Singapore Sydney Tokyo Toronto

Preface	xix
<b>1 MOS Transistor Models</b>	<b>1</b>
Introduction	1
1-1 MOSFET and Junction FET	2
1-1-1 JFET	2
1-1-2 MOST	2
1-1-3 $n$ MOST and $p$ MOST	4
1-2 Capacitances and MOST Threshold Voltages	5
1-2-1 MOS Capacitance	5
1-2-2 Junction Capacitance	6
1-2-3 MOST and JFET	7
1-2-4 MOST Threshold Voltage	9
1-2-5 Enhancement and Depletion MOST	12
1-3 MOST Linear Region and Saturation Region	14
1-3-1 Large $v_{GS}$ , Small $v_{DS}$ , and Zero $v_{BS}$	14
1-3-2 Large $v_{GS}$ , Large $v_{DS}$ , and Zero $v_{BS}$	15
1-3-3 Large $v_{GS}$ , Small $v_{DS}$ , and Large $v_{BS}$	17
1-4 MOST Current-Voltage Characteristics	17
1-4-1 Linear Region	17
1-4-2 Linear Region: First-Order Model	18
1-4-3 MOST in Saturation: First-Order Model	19
1-4-4 Parameters $K'$ and $n$	20
1-4-5 Plots of $i_{DS}$ versus $v_{GS}$ and $v_{BS}$	22
1-4-6 Effective Channel Length and Width	23
1-5 Small-Signal Model in Saturation	23
1-5-1 Transconductance $g_m$	25

1-5-2	Bulk Transconductance $g_{mb}$	26
1-5-3	Output Resistance $r_o$	26
1-6	Weak Inversion and Velocity Saturation	27
1-6-1	MOST in Weak Inversion	27
1-6-2	Transconductance-Current Ratio	29
1-6-3	Transition Weak-Strong Inversion	30
1-6-4	MOST in Velocity Saturation	32
1-7	Examples of Small-Signal Analysis	32
1-7-1	Example of Transconductance Amplifier	32
1-7-2	Example of Voltage Amplifier with Active Load	33
1-7-3	Example of a MOST Diode	35
1-7-4	Example of Source Follower	36
1-7-5	Example of MOST as a Switch with Resistive Load	38
1-7-6	Example with a MOST as a Switch with Capacitive Load	41
1-8	Capacitances	43
1-8-1	MOST: Oxide Capacitance $C_{ox}$	45
1-8-2	MOST Junction Capacitances	45
1-8-3	MOST Junction Leakage Currents and Capacitances	47
1-8-4	Interconnect Capacitances	47
1-8-5	Bonding Pad Capacitance	49
1-8-6	Package Pin Capacitance	49
1-8-7	Protection Network Capacitance	50
1-8-8	Total Capacitance Configurations	50
1-9	Higher-Order Models	51
1-9-1	VT0-KP-GAMMA-LAMBDA or TOX-PHI-NSUB-NSS?	52
1-9-2	Parasitic Resistances	52
1-9-3	Mobility Degradation Due to Longitudinal Electric Field	53
1-9-4	Mobility Degradation Due to Transverse Electric Field	55
1-9-5	Channel Width Factor DELTA	56
1-9-6	Static Feedback Effect Parameter ETA	57
1-9-7	Onset of Short-Channel Effects	58
1-9-8	Punchthrough and Substrate Currents	58
1-10	Design Example	60
1-11	Junction FETs	62
1-11-1	JFET Pinchoff Voltage	62
1-11-2	JFET DC Model	65
1-11-3	JFET: DC Model in Linear Region	66
1-11-4	JFET DC Model: Onset of Saturation	67
1-11-5	JFET DC Model in Saturation	69
1-11-6	Model for Wide-Channel JFETs	69
1-11-7	JFET DC Model in Saturation: Subthreshold Region	71
1-11-8	JFET Small-Signal Models	71
1-11-9	JFET Example: MESFET	73
1-11-10	JFET Design Example	74
1-12	Noise Sources in FET	74
1-12-1	Thermal or Johnson Noise	77
1-12-2	Shot Noise	78
1-12-3	$1/f$ Noise or Flicker Noise	79

1-12-4	Other Noise Sources	81
1-12-5	Total Noise	81
1-12-6	FET Noise Models	83
1-12-7	$1/f$ Noise in SPICE	84
1-12-8	Equivalent Input Noise Current	85
1-12-9	Gate Leakage Noise	86
	Summary	86
	Exercises	86
	Appendix 1-1: Notation of Symbols	90
	References	91
<b>2</b>	<b>Bipolar Transistor Models</b>	<b>92</b>
2-1	Bipolar Transistor Operation	92
2-1-1	Structure	92
2-1-2	Depletion Layers	96
2-1-3	Base Doping	96
2-1-4	Forward Biasing	96
2-1-5	Base Transit Time	100
2-2	The Transistor Beta ( $\beta$ )	101
2-2-1	Beta Caused by Injection in the Emitter $\beta_{IE}$	102
2-2-2	Beta Caused by Recombination in the Base $\beta_{RB}$	102
2-2-3	Beta Caused by Recombination in the $EB$ Space Charge Layer	102
2-2-4	AC Beta $\beta_{AC}$	103
2-3	The Hybrid- $\pi$ Small-Signal Model	106
2-3-1	Transconductance $g_m$	106
2-3-2	Input Resistance $r_\pi$	106
2-3-3	Output Resistance $r_o$	107
2-3-4	Voltage Gain of Small-Signal Gain Stage	110
2-3-5	Junction Capacitances	110
2-3-6	Diffusion Capacitance $C_D$	112
2-3-7	Common-Emitter Configuration with Current Drive	112
2-3-8	Common-Emitter Configuration with Voltage Drive	116
2-3-9	Common-Collector and Common-Base Configurations	117
2-4	The Ohmic Resistances	121
2-4-1	The Base Resistance	121
2-4-2	Extrinsic Base Resistance	121
2-4-3	Intrinsic Base Resistance	121
2-4-4	The Collector Resistances	125
2-4-5	The Emitter Resistance	126
2-5	High-Injection and Other Second-Order Effects	126
2-5-1	High-Injection Effects in the Base	127
2-5-2	High-Injection Model of Beta	130
2-5-3	Base Resistance Effects	131
2-5-4	Graded Base	131
2-5-5	Collector Current Spreading	131
2-5-6	High-Injection Effects in the Collector	132
2-5-7	Bipolar Transistors for VLSI	132
2-6	Lateral $pnp$ Transistors	134
2-6-1	Substrate $pnp$ Transistors	134

2-6-2	Lateral <i>pnp</i> Transistors	137
2-6-3	Base Width, Early Voltage, and Punchthrough	139
2-6-4	Base Resistance and Emitter Crowding	139
2-6-5	Applications with <i>pnp</i> 's	139
2-7	Noise	142
2-7-1	Input Noise Sources	142
2-7-2	Equivalent Input Noise Sources	143
2-7-3	Noise Figure	144
2-7-4	Optimum $R_S$	145
2-7-5	Optimum $NF$	146
2-7-6	Optimum $I_C$	146
2-8	Design Example	147
2-9	Other Components	147
2-9-1	Base Diffusion Resistors	147
2-9-2	Other Resistors	149
2-9-3	Temperature Coefficient	150
2-9-4	Voltage Coefficient	151
2-9-5	Frequency Dependence	151
2-9-6	Absolute and Relative Accuracy	152
2-9-7	Resistors in a CMOS Process	153
2-9-8	Thin Film Resistors	153
2-9-9	Capacitors	153
2-9-10	Inductors	155
2-10	Comparison between MOSTs and Bipolar Transistors	156
2-10-1	Input Current	157
2-10-2	DC Saturation Voltage	157
2-10-3	Transconductance-Current Ratio	159
2-10-4	Design Planning	160
2-10-5	Current Range	160
2-10-6	Maximum Frequency of Operation	160
2-10-7	Noise	161
	Summary	162
	Exercises	162
	Appendix 2-1	164
	References	169
<b>3</b>	<b>Feedback and Sensitivity in Analog Integrated Circuits</b>	<b>170</b>
	Introduction	170
3-1	Feedback Theory	172
3-1-1	Basic Feedback Concepts and Definitions	177
3-1-2	Feedback Configurations and Classifications	185
3-2	Analysis of Feedback Amplifier Circuits	188
3-2-1	Analysis When the Feedback Network is One of the Four Basic Configurations in Fig. 3-7	189
3-2-2	Blackman's Impedance Relation	194
3-2-3	The Asymptotic Gain Relation	198
3-3	Stability Considerations in Linear Feedback Systems	200
3-3-1	Effect of Feedback on the System Natural Frequencies	202
3-3-2	The Use of Bode Plots in Stability Analysis	212

3-4	Sensitivity, Component Matching and Yield	219
3-4-1	Component Matching	221
3-4-2	Sensitivity Problem in Precision Analog Circuits	222
3-4-3	Yield Considerations in Analog Integrated Circuits	226
	Summary	231
	Exercises	232
	Appendix 3-1: Approximate Calculations for a Two-Pole System when the Poles are Real and Widely Separated	238
	Appendix 3-2: Exact Calculation of the Bode Diagram for Two-Pole Systems	241
	References	244
<b>4</b>	<b>Elementary Transistor Stages</b>	<b>245</b>
	Introduction	245
4-1	MOST Single-Transistor Amplifying Stages	247
4-1-1	Biasing	247
4-1-2	Low Frequency Gain	249
4-1-3	Bandwidth	252
4-1-4	Full Circuit Performance at High Frequencies	261
4-1-5	Unity-Gain Frequency and Gain-Bandwidth Product	269
4-1-6	Noise Performance	276
4-2	Bipolar Single-Transistor Amplifying Stages	277
4-2-1	Biasing	277
4-2-2	Gain for Voltage Drive and Current Drive	280
4-2-3	Frequency Performance	281
4-2-4	Gain-Bandwidth Product	283
4-2-5	Input Impedance	288
4-3	Source and Emitter Followers	291
4-3-1	Source Followers	292
4-3-2	Emitter Followers	300
4-3-3	Noise Performance	307
4-4	Cascode Transistors	308
4-4-1	MOST Cascodes	308
4-4-2	Bipolar Transistor Cascodes	313
4-4-3	Noise Performance	314
4-5	CMOS Inverter Stages	316
4-5-1	DC Analysis of CMOS Inverters	316
4-5-2	Low Frequency Gain	324
4-5-3	Bandwidth	326
4-5-4	Current Capability and Slew Rate	329
4-5-5	Design Procedure	332
4-5-6	Other MOST Inverters	334
4-5-7	Bipolar Transistor Inverter Stages	337
4-5-8	Noise Performance	341
4-6	Cascode Stages	343
4-6-1	Cascode Configurations	343
4-6-2	Bandwidth of Cascode with Low $R_L$	345
4-6-3	Cascode with Active Load	346
4-6-4	Noise Performance	352
4-6-5	High Voltage Cascode	353

4-6-6	Cascode Stages with Bipolar Transistors	354
4-6-7	Feedforward in Cascode Amplifiers	355
4-7	Differential Stages	357
4-7-1	Definitions	357
4-7-2	MOST Differential Stages	359
4-7-3	Bipolar Transistor Differential Stages	372
4-8	Current Mirrors	378
4-8-1	Definitions	378
4-8-2	Simple MOST Current Mirror	379
4-8-3	Other MOST Current Mirrors	381
4-8-4	Bipolar Transistor Current Mirrors	383
4-8-5	Noise Output of Current Mirrors	387
	Summary	391
	Exercises	393
	Appendix 4-1: The Pole-Zero Diagram: Evaluation of a Transfer Characteristic for Different Parameters	401
	References	407
<b>5</b>	<b>Behavioral Modeling of Operational and Transconductance Amplifiers</b>	<b>408</b>
	Introduction	408
5-1	The Op Amp Schematic Symbol and Ideal Model	410
5-2	Analysis of Circuits Involving Op Amps	414
5-2-1	Inverting Configuration	414
5-2-2	Noninverting Configuration	425
5-3	Practical Op Amp Characteristics and Model	434
5-3-1	Gain-Bandwidth and Compensation	434
5-3-2	Step Response and Settling	442
5-3-3	Slew Rate and Full Power Bandwidth	444
5-3-4	DC Offsets and DC Bias Currents	448
5-3-5	Common Mode Signals	452
5-3-6	Noise	453
5-4	Differential and Balanced Configurations	456
5-5	The Operational Transconductance Amplifier (OTA)	462
5-5-1	Ideal Model	463
5-5-2	OTA Building Block Circuits	464
5-5-3	Practical Considerations	465
	Summary	467
	Exercises	467
	References	474
<b>6</b>	<b>Operational Amplifier Design</b>	<b>475</b>
	Introduction	475
6-1	Design of a Simple CMOS OTA	477
6-1-1	Gain of the Simple CMOS OTA	478
6-1-2	The <i>GBW</i> and Phase-Margin	479
6-1-3	Design Plan	482
6-1-4	Optimization for Maximum <i>GBW</i>	482
6-2	The Miller CMOS OTA	486

6-2-1	Operating Principles and Biasing	486
6-2-2	Gain of the Miller OTA	489
6-2-3	Gain-Bandwidth Product and Phase-Margin	491
6-2-4	Design Plan	497
6-2-5	Miller BICMOS OTAs	500
6-3	Full Set of Characteristics of the Miller OTA	500
6-3-1	Full DC Analysis: Common-Mode Input Voltage Range versus Supply Voltage	502
6-3-2	Full DC Analysis: Output Range versus Supply Voltage	503
6-3-3	Full DC Analysis: Maximum Output Current (Source and Sink)	504
6-3-4	AC Analysis: Low Frequencies	505
6-3-5	Gain-Bandwidth versus Biasing Current	507
6-3-6	Slew Rate versus Load Capacitance	510
6-3-7	Output Voltage Range versus Frequency	511
6-3-8	Settling Time	513
6-3-9	Input Impedance	515
6-3-10	Output Impedance	519
6-3-11	Temperature Effects	522
6-4	Noise Analysis of OTAs	523
6-4-1	Noise Performance at Low Frequencies	524
6-4-2	Noise Performance at High Frequencies	527
6-4-3	Total Integrated Output Noise	532
6-5	Matching Specifications	535
6-5-1	Transistor Mismatch Model	535
6-5-2	Offset Voltage Definition	537
6-5-3	Mismatch Effects on a Current Mirror	539
6-5-4	Differential Stage with Active Load	540
6-5-5	Offset Drift	543
6-5-6	$CMRR$	544
6-5-7	Relation between Random $V_{OSr}$ and $CMRR_r$	546
6-5-8	Relation between Systematic $V_{OSs}$ and $CMRR_r$	546
6-5-9	$CMRR$ versus Frequency	548
6-5-10	Offset and $CMRR$ of the Miller CMOS OTA	548
6-5-11	Design for Low Offset and Drift	552
6-5-12	Offset in JFET Differential Amplifier	556
6-5-13	Offset and $CMRR$ in Bipolar Differential Amplifier	556
6-5-14	Bias Current, Offset, and Drift	558
6-6	Power Supply Rejection Ratio	562
6-6-1	$PSRR_{DD}$ of Simple CMOS OTA	563
6-6-2	$PSRR_{SS}$ of Simple CMOS OTA	567
6-6-3	$PSRR_{DD}$ of the Miller CMOS OTA	569
6-6-4	$PSRR_{SS}$ of the Miller CMOS OTA	572
6-7	Design of Other OTAs	575
6-7-1	Symmetrical CMOS OTA	575
6-7-2	Cascode Symmetrical CMOS OTA	583
6-7-3	Symmetrical Miller CMOS OTA with High $PSRR$	585
6-7-4	Folded-Cascode CMOS OTA	587
6-7-5	Operational Current Amplifier (OCA)	591



6-8	Design Options	595
6-8-1	Design for Optimum $GBW$ or $SR$	595
6-8-2	Compensation of Positive Zero	598
6-8-3	Fully Differential or Balanced OTAs	601
6-9	Op Amp Examples	607
6-9-1	CMOS op Amp Configurations	607
6-9-2	Bipolar Op Amp Configurations	608
6-9-3	BIMOS and BIFET Op Amp Configurations	610
	Summary	612
	Exercises	612
	Appendix 6-1: Pole-Zero Doublets and Settling Time	622
	Appendix 6-2: Amplifier Configurations	628
	References	646
<b>7</b>	<b>Fundamentals of Continuous-Time and Sampled-Data Active Filters</b>	<b>648</b>
	Introduction	648
7-1	Linear Filtering Concepts and Definitions	649
7-2	Schemes for Integrated Analog Filters	652
7-2-1	Active-RC and Active $G_m/C$ Filters	652
7-2-2	Active-SC Filters	657
7-3	Filter Types and Frequency Response Specifications	666
7-3-1	Lowpass	668
7-3-2	Highpass	670
7-3-3	Bandpass	671
7-3-4	Band-Reject	672
7-3-5	Allpass or Delay Equalizer	672
7-3-6	Basic Filter Specifications	675
7-4	Determining a Nominal $H$	678
7-4-1	Maximally-Flat or Butterworth Filters	679
7-4-2	Equi-Ripple (Chebyshev) Filters	681
7-4-3	Cauer (Elliptic) Filters	684
7-4-4	Bessel (Linear Phase) Filters	685
7-5	Frequency Transforms	686
7-5-1	$s$ -to- $s$ Transforms	687
7-5-2	$s$ -to- $z$ Transforms	688
7-6	Noise, DC Offset, Harmonic Distortion and Dynamic Range	690
7-7	Sensitivity, Variability, and Yield	696
7-8	Modeling and Analysis of Switched-Capacitor Filters	703
7-8-1	Periodic Time-Variance in Biphase SC Filters	704
7-8-2	$\phi^e$ and $\phi^o$ Decomposition	708
7-8-3	Switched-Capacitor $z$ -Domain Models	713
7-8-4	Active SC Integrators	718
	Summary	723
	Exercises	724
	Appendix 7-1: Sampled-Data Signals and Systems	732
	References	756

<b>8</b>	<b>Design and Implementation of Integrated Active Filters</b>	<b>758</b>
	Introduction	758
8-1	Parasitic Capacitances in Integrated Filters	761
8-2	Design of Practical Integrated Filter Components	764
8-2-1	Poly 1-Poly 2 Capacitor	764
8-2-2	MOST Analog Switch	765
8-2-3	Linearized MOST Resistor	767
8-2-4	Linearized OTA Transconductance	772
8-3	Parasitics and Filter Precision	777
8-3-1	Reducing the Effect of Parasitics on Filter Precision	778
8-3-2	Parasitic Insensitive Switched-Capacitor Structures	782
8-4	Automatic On-Chip Tuning	786
8-4-1	On-Chip Tuning Strategies	787
8-4-2	Frequency Tuning with PLL	794
8-4-3	$Q$ tuning with MLL	796
8-5	$PSRR$ , Clock Feedthrough and DC Offset	798
8-5-1	Clock Feedthrough and DC Offset Cancellation	799
8-5-2	Layout Measures to Improve $PSRR$	803
8-5-3	Balanced Active-RC and SC Design	808
8-6	First-Order and Biquadratic Filter Stage Realizations	808
8-6-1	Realizing Real Poles and Zeros	809
8-6-2	Types of Biquads	815
8-7	Fleischer-Laker Active-SC Biquads	822
8-7-1	Evaluation of the General Active-SC Biquad	826
8-7-2	Synthesis of Practical Active-SC Biquads	830
8-7-3	Examples	837
8-8	Integrated Continuous-Time Fleischer-Laker Type Biquads	843
8-8-1	Active-RC Biquads using MOST- $R$ 's	843
8-8-2	Active- $G_m/C$ Biquads using MOST- $G_m$ 's	847
8-9	High-Order Filter Implementation Using Cascaded Stages	849
8-9-1	Cascading First- and Second-Order Filter Stages	849
8-9-2	Time-Staggered Active-SC Stages	852
8-9-3	Settling Error Analysis of Delay Equalizers Realized as a Cascade of Active-SC AP Stages	856
8-10	High-Order Filter Implementation Using Active Ladders	858
8-10-1	Sensitivity	860
8-10-2	Realization Using Signal Flow Graphs	862
8-10-3	Realizing All-Pole LP Filters	865
8-10-4	Realizing Symmetric All-Pole BP Filters	870
8-10-5	Realizing Finite Transmission Zeros	872
	Summary	874
	Exercises	876
	References	885
	<b>Index</b>	<b>889</b>