



**Błażej Nowacki**

Mestre

## **Design of Sigma-Delta Modulators for Analog-to-Digital Conversion Intensively Using Passive Circuits**

Dissertação para obtenção do Grau de Doutor em  
Engenharia Electrotécnica e de Computadores

Orientador: Nuno Filipe Silva Veríssimo Paulino,  
Prof. Auxiliar, Universidade Nova de Lisboa

Co-orientador: João Carlos da Palma Goes,  
Prof. Associado com Agregação, Universidade Nova de Lisboa

Júri:

Presidente: Prof. Luís Camarinha-Matos

Arguentes: Prof. José M. de la Rosa  
Prof. Jorge Manuel Correia Guilherme

Vogais: Prof. Luís Camarinha-Matos  
Prof. João Pedro Oliveira  
Dr. Michael Figueiredo

**Design of sigma-delta modulators for analog-to-digital conversion intensively using passive circuits.**

Copyright © Błażej Nowacki, Faculdade de Ciências e Tecnologia, Universidade Nova de Lisboa.

A Faculdade de Ciências e Tecnologia e a Universidade Nova de Lisboa têm o direito, perpétuo e sem limites geográficos, de arquivar e publicar esta dissertação através de exemplares impressos reproduzidos em papel ou de forma digital, ou por qualquer outro meio conhecido ou que venha a ser inventado, e de a divulgar através de repositórios científicos e de admitir a sua cópia e distribuição com objectivos educacionais ou de investigação, não comerciais, desde que seja dado crédito ao autor e editor.

# ACKNOWLEDGMENTS

---

First and foremost, I strongly acknowledge my supervisor Prof. Nuno Paulino and my co-supervisor Prof. João Goes.

I am sincerely and deeply grateful to Prof. Nuno Paulino for his support, availability, encouragement and motivation. More than a supervisor, he has also been a friend. Without his help, the work I present in this thesis would not have been developed.

I would like to state my appreciation and gratitude to Prof. João Goes for welcoming me first as a researcher and then as a Ph.D. student, for always having an open door for me, for all the help, support and useful remarks.

I also would like to acknowledge my gratitude to Prof. Rui Tavares, Prof. Luis Oliveira and Prof. João Oliveira for all the support and technical help.

I would like to thank to the members of my Thesis Accompanying Committee, Prof. João Pedro Oliveira, Prof Jorge Manuel Correia Guilherme, Prof. Nuno Paulino and Prof. João Goes for taking all their time and attention in the analysis of the working plan of my thesis.

I would like to thank to my fellow colleagues and friends, Edinei Santin, Michael Figueiredo, João Ferreira, José Custódio, Ivan Bastos, João de Melo, Hugo Serra, Somaye Abdollahvand, Nuno Pereira, Ana Correia, Richa Arya and Miguel Fernandes for all the support.

I would like to give special and meaningful thanks to Edinei, who helped me so much during the final prototype layout design and the evaluation board design. Moreover, I would like to thank João de Melo, with whom I shared the test chip die, for providing me designs of few auxiliary blocks, for helping with the final prototype layout design and for helping during the chip evaluation task. Also, special thanks to João Ferreira and José Custódio who helped me during the layout design of the first prototype circuit.

I would like to thank for the support of the following institutions:

- Fundação para a Ciência e Tecnologia that supported this work through projects (DISRUPTIVE - EXCL/EEI-ELC/0261/2012, PEST - UID-EEA/EEI/00066/2013) and a Ph.D. scholarship: SFRH / BD / 71313 / 2010.

- Department of Electrical Engineering of the FCT-UNL that provided the necessary conditions to realize the work,
- CTS-UNINOVA that provided the necessary conditions to realize the work,

Finally I thank my parents and my girlfriend, Adalgiza Fonseca, for their unconditional and persistent help, encouragement, motivation, support, patience and above all love.

# ABSTRACT

---

This thesis presents the analysis, design implementation and experimental evaluation of passive-active discrete-time and continuous-time Sigma-Delta ( $\Sigma\Delta$ ) modulators ( $\Sigma\Delta$ Ms) analog-to-digital converters (ADCs).

Two prototype circuits were manufactured. The first one, a discrete-time 2<sup>nd</sup>-order  $\Sigma\Delta$ M, was designed in a 130 nm CMOS technology. This prototype confirmed the validity of the ultra incomplete settling (UIS) concept used for implementing the passive integrators. This circuit, clocked at 100 MHz and consuming 298  $\mu$ W, achieves DR/SNR/SNDR of 78.2/73.9/72.8 dB, respectively, for a signal bandwidth of 300 kHz. This results in a Walden FoM<sub>W</sub> of 139.3 fJ/conv.-step and Schreier FoM<sub>S</sub> of 168 dB.

The final prototype circuit is a highly area and power efficient  $\Sigma\Delta$ M using a combination of a cascaded topology, a continuous-time  $RC$  loop filter and switched-capacitor feedback paths. The modulator requires only two low gain stages that are based on differential pairs. A systematic design methodology based on genetic algorithm, was used, which allowed decreasing the circuit's sensitivity to the circuit components' variations. This continuous-time, 2-1 MASH  $\Sigma\Delta$ M has been designed in a 65 nm CMOS technology and it occupies an area of just 0.027 mm<sup>2</sup>. Measurement results show that this modulator achieves a peak SNR/SNDR of 76/72.2 dB and DR of 77dB for an input signal bandwidth of 10 MHz, while dissipating 1.57 mW from a 1 V power supply voltage. The  $\Sigma\Delta$ M achieves a Walden FoM<sub>W</sub> of 23.6 fJ/level and a Schreier FoM<sub>S</sub> of 175 dB. The innovations proposed in this circuit result, both, in the reduction of the power consumption and of the chip size. To the best of the author's knowledge the circuit achieves the lowest Walden FOM<sub>W</sub> for  $\Sigma\Delta$ Ms operating at signal bandwidth from 5 MHz to 50 MHz reported to date.



# RESUMO

---

Esta tese de investigação apresenta a análise, projecto e avaliação experimental de conversores analógico-digital (ADCs) usando moduladores Sigma-Delta ( $\Sigma\Delta$ ) baseados em amplificadores de baixo ganho e utilizando tempo discreto e contínuo.

Dois circuitos protótipos foram fabricados. O primeiro, um  $\Sigma\Delta$  em tempo discreto de segunda ordem, foi implementado numa tecnologia CMOS 130 nm. Este protótipo validou o conceito de circuitos de condensadores comutados com tempo de estabelecimento ultra incompleto (UIS) usado para realizar integradores passivos. Este circuito opera a uma frequência de 100 MHz, tem uma dissipação de potência de 298  $\mu$ W, apresenta uma DR/SNR/SNDR de 78.2/73.9/77.8 dB, respetivamente, e uma largura de banda de 300 kHz. Estes resultados apresentam uma figura de mérito medido experimentalmente de 139.3 fJ/conv.-step (Walden FoM<sub>w</sub>) e de 168 dB (Schreier FoM<sub>s</sub>).

O segundo protótipo, consiste num  $\Sigma\Delta$  altamente eficiente em termos de área e de potência dissipada, utiliza uma combinação de topologias em cascata, através de filtros *RC* contínuos no tempo, necessitando apenas de dois andares de amplificação com baixo ganho implementados através de pares diferenciais. A malha de realimentação utiliza condensadores comutados. Foi utilizada uma metodologia de projeto sistemática baseada em algoritmo genético que permite diminuir a sensibilidade do circuito face a variações nos seus componentes constituintes. Este 2-1 MASH  $\Sigma\Delta$  contínuo foi implementado numa tecnologia CMOS 65 nm e ocupa uma área de apenas 0.027 mm<sup>2</sup>. Os resultados medidos mostraram que este modulador atinge uma SNR/SNDR de 76/72.2 dB, e uma DR de 77 dB para um sinal de entrada com uma largura de banda de 10 MHz. Nesta configuração a dissipação de potência é de 1,57 mW para uma tensão de alimentação de 1 V. O  $\Sigma\Delta$  apresenta, respectivamente, figuras de mérito de 23.6 fJ/level (Walden FoM<sub>w</sub>) e de 175 dB (Schreier FoM<sub>s</sub>). A inovação presente neste circuito resulta numa redução na potência dissipada e na área do chip. Este circuito, tanto quanto os autores têm conhecimento, apresenta a mais baixa figura de mérito de Walden para  $\Sigma\Delta$ s que operam com sinais cuja largura de banda esta entre os 5 MHz e os 50 MHz, reportada na literatura à data deste documento.





# TABLE OF CONTENTS

Acknowledgments.....	iii
Abstract.....	v
Resumo.....	vii
Table of Contents.....	ix
List of Figures.....	xiii
List of Tables.....	xvii
List of Symbols and Acronyms.....	xix
1. Introduction and Motivation.....	1
1.1. Contributions.....	3
1.2. Thesis Layout.....	5
2. Basics of Sigma-Delta Modulators.....	7
2.1. Principles of Sigma-Delta Modulation.....	7
2.2. Performance Metrics.....	11
2.3. Basic Architectures of $\Sigma\Delta$ Ms.....	13
2.3.1. Low-Pass Single-Loop $\Sigma\Delta$ M.....	13
2.3.2. Discrete-Time and Continuous-Time $\Sigma\Delta$ M.....	15
2.3.3. Single-bit and Multi-bit $\Sigma\Delta$ M.....	17
2.3.4. Multi Feedback and Multi Feed-Forward $\Sigma\Delta$ M.....	18
2.3.5. Multistage Noise Shaping (MASH) $\Sigma\Delta$ M.....	19
2.3.6. Switched-Capacitor, Active-RC and Gm-C Integrators.....	21

2.3.7.	Band-pass Modulators .....	22
2.4.	Methods of Reducing Effect of DAC Nonlinearities in Multi-bit $\Sigma\Delta\text{M}$ .....	23
2.5.	Stability of $\Sigma\Delta\text{Ms}$ .....	25
2.6.	Strategies to Improve Figure of Merit .....	26
3.	Literature Review .....	29
3.1.	MASH Architectures and Unity-STF .....	30
3.2.	Integrator Circuits .....	33
3.3.	Multi-bit Quantizers .....	37
3.4.	Jitter Reduction Techniques .....	40
3.5.	Summary .....	41
4.	Passive Sigma-Delta Modulators .....	47
4.1.	Active vs. Passive $\Sigma\Delta\text{M}$ .....	47
4.1.1.	Analysis of a 1 <sup>st</sup> -Order $\Sigma\Delta\text{M}$ .....	48
4.1.2.	Dead Zones .....	49
4.1.3.	Analysis of a 2 <sup>nd</sup> -Order $\Sigma\Delta\text{M}$ .....	49
4.2.	Approximation of the Gain of the Comparator .....	51
4.3.	Concept of Ultra-Incomplete Settling (UIS) in a Switched-Capacitor Integrator .....	52
4.4.	Discrete-Time Passive Integrator .....	53
4.4.1.	Non-Ideal Effects in the Passive UIS Switched-Capacitor Integrator .....	57
4.5.	Continuous-Time Passive Integrator with Switched-Capacitor Feedback .....	58
4.6.	Thermal Noise Analysis .....	62
4.6.1.	Passive Discrete-Time Integrator .....	62
4.6.2.	Passive Continuous-Time Integrator .....	63
4.7.	Jitter Analysis .....	65
4.7.1.	Passive Continuous-Time Integrator .....	65

4.7.2.	Passive Discrete-Time Integrator .....	66
4.8.	Systematic Design Methodology Using Optimization Based on Genetic Algorithm .	67
4.9.	Summary .....	69
5.	Examples of Passive and Passive-Active $\Sigma\Delta$ Ms .....	71
5.1.	Case Study: 1 <sup>st</sup> -Order Discrete-Time $\Sigma\Delta$ M.....	71
5.1.1.	Block Diagram and Transfer Functions .....	71
5.1.2.	Circuit Implementation .....	72
5.1.3.	Electrical Simulations .....	75
5.1.4.	Case Study Summary .....	75
5.2.	Design Example #1: 2 <sup>nd</sup> -Order Discrete-Time $\Sigma\Delta$ M .....	75
5.2.1.	Block Diagram and Transfer Functions .....	76
5.2.2.	Circuit Implementation .....	77
5.2.3.	Electrical Simulations .....	78
5.2.4.	Design Example Summary.....	79
5.3.	Case Studies of Higher Order Architectures of $\Sigma\Delta$ Ms.....	79
5.3.1.	Third-Order $\Sigma\Delta$ M.....	80
5.3.2.	SMASH $\Sigma\Delta$ M .....	83
5.3.3.	MASH $\Sigma\Delta$ M.....	83
5.3.4.	Case Studies Summary.....	84
5.4.	Design Example #2: Continuous-Time 2-1 MASH $\Sigma\Delta$ M.....	85
5.4.1.	Block Diagram and Transfer Functions .....	85
5.4.2.	Circuit Implementation .....	89
5.4.3.	Digital Cancellation Logic (DCL) Implementation .....	91
5.4.4.	Optimization procedure.....	94
5.4.5.	Electrical Simulations .....	96

5.4.6.	Design Example Summary .....	97
5.5.	Summary .....	97
6.	Integrated Prototypes and Measured Results .....	99
6.1.	Discrete-Time 2 <sup>nd</sup> -Order $\Sigma\Delta$ .....	99
6.1.1.	Layout.....	100
6.1.2.	Experimental Set-Up .....	102
6.1.3.	Measured Results .....	104
6.2.	Continuous-Time 2-1 MASH $\Sigma\Delta$ .....	106
6.2.1.	Layout.....	106
6.2.2.	Experimental Set-Up .....	110
6.2.3.	Measured Results .....	113
7.	Conclusions and Future Work.....	121
7.1.	Conclusions .....	121
7.2.	Future Work .....	123
	References .....	125

# LIST OF FIGURES

Fig. 2.1 Conceptual scheme of an ADC system.....	7
Fig. 2.2 Representation of anti-aliasing filter (a) for Nyquist-rate (b) for oversampling ADC ....	8
Fig. 2.3 (a) Ideal characteristic of quantizer. (b) Quantization error.....	9
Fig. 2.4 Spectral density of quantization noise power for: (a) Nyquist-rate and (b) oversampling converter.....	9
Fig. 2.5 (a) $\Sigma\Delta$ ADC and (b) its linear z-domain model.....	10
Fig. 2.6 Examples of noise shaping transfer functions .....	11
Fig. 2.7 Basic performance metrics: SNR, SNDR, DR.....	12
Fig. 2.8 Example of a 1 <sup>st</sup> -order discrete-time $\Sigma\Delta$ .....	13
Fig. 2.9 Example of spectral density of the 1 <sup>st</sup> -order $\Sigma\Delta$ output signal power .....	13
Fig. 2.10 Example of second-order $\Sigma\Delta$ .....	14
Fig. 2.11 Theoretical SNR vs. OSR and modulator order [32]. .....	15
Fig. 2.12 (a) Discrete-time and (b) continuous-time modulators.....	15
Fig. 2.13 Clock jitter effect in CT $\Sigma\Delta$ (a) main error sources (b) DT vs. CT waveforms of feedback DAC.....	16
Fig. 2.14 Quantization characteristics of (a) single-bit and (b) multi-bit quantizers. ....	17
Fig. 2.15 General structure of a 2 <sup>nd</sup> -order $\Sigma\Delta$ .....	18
Fig. 2.16 General MASH $\Sigma\Delta$ structure.....	19
Fig. 2.17 Example of 4 <sup>th</sup> order MASH $\Sigma\Delta$ . ....	20
Fig. 2.18 A discrete-time switched-capacitor integrator .....	21
Fig. 2.19 Continuous-time integrators: (a) Active-RC and (b) Gm-C .....	21
Fig. 2.20 Conceptual output power spectral density of (a) low-pass and (b) band-pass modulators.....	22
Fig. 2.21 Example of pole-zero location of (a) low-pass and (b) band-pass NTFs.....	22
Fig. 2.22 Dual quantization in single-loop $\Sigma\Delta$ . ....	23
Fig. 2.23 Parallel unit element DAC with thermometer coded digital input.....	24
Fig. 2.24 Root locus of the example 5 <sup>th</sup> -order $\Sigma\Delta$ affected by varying quantizer gain, $g$ . ....	26
Fig. 2.25 Theoretical in-band noise power vs. OSR [4 ch. 1]......	27
Fig. 3.1 General SMASH structure.....	31
Fig. 3.2 Block diagram of $\Sigma\Delta$ with unity-STF.....	32
Fig. 3.3 Pseudo-differential SC integrator using class-C inverters [47, 48]. ....	33
Fig. 3.4 Basic switched-capacitor low-pass filter. ....	35
Fig. 3.5 Simple low-pass filter (a) and gain-boost filter, $N=2$ for simplicity (b)......	36

Fig. 3.6 Passive filter circuit.....	36
Fig. 3.7 Block diagram of the VCO-based $\Sigma\Delta$ from [56]. .....	39
Fig. 3.8 (a) PWM-based quantizer [59] (b) discrete levels of pulse width (c) discrete levels of amplitude.....	40
Fig. 3.9 The graph FoM <sub>w</sub> vs. 2·BW of the state-of-the-art $\Sigma\Delta$ s. ....	42
Fig. 3.10 The graph SNDR vs. 2·BW of the state-of-the-art $\Sigma\Delta$ s.....	42
Fig. 4.1 Linear model of single-loop 1 <sup>st</sup> -order $\Sigma\Delta$ . .....	48
Fig. 4.2 Linear model of single-loop 2 <sup>nd</sup> -order $\Sigma\Delta$ . .....	50
Fig. 4.3 First order $\Sigma\Delta$ with $V_{in} = 0$ (a) and frequency response of a first order passive loop filter (b). .....	51
Fig. 4.4 Second-order $\Sigma\Delta$ . .....	52
Fig. 4.5 Capacitor voltage for a step input (normalized time).....	53
Fig. 4.6 Schematic of a single-ended switched-capacitor integrator and corresponding timing diagram.....	53
Fig. 4.7 1 <sup>st</sup> -order $\Sigma\Delta$ built using differential passive UIS switched-capacitor integrator. ....	54
Fig. 4.8 S/H and integrator circuits in phase $\Phi$ 1 (a) and they transformation (b, c). .....	54
Fig. 4.9 $e^{-x}$ versus $(1-x)$ approximation.....	56
Fig. 4.10 Typical voltage waveforms in capacitors C1 and CSH.....	56
Fig. 4.11 Single-ended branch of the discrete-time integrator with parasitic capacitances (a) and integrator with moved input switch (b). .....	58
Fig. 4.12 Schematic of a single-ended RC integrator and corresponding timing diagram.....	58
Fig. 4.13 Schematic of a differential RC integrator .....	61
Fig. 4.14 Clock jitter in the feedback of a CT $\Sigma\Delta$ . (a) Simplified waveforms in NRZ and RZ DAC, (b) SC vs. CT DAC waveforms. ....	65
Fig. 4.15 Integrator's capacitor current change vs. jitter.....	66
Fig. 4.16 Genetic algorithm optimization flow. ....	68
Fig. 5.1 Block diagram of the passive 1 <sup>st</sup> -order $\Sigma\Delta$ . .....	71
Fig. 5.2 Ideal graphs of STF and NTFs of the 1 <sup>st</sup> -order passive $\Sigma\Delta$ . .....	72
Fig. 5.3 Complete schematic of the passive 1 <sup>st</sup> -order $\Sigma\Delta$ modulator circuit.....	73
Fig. 5.4 Generator of two non-overlapping phases. ....	73
Fig. 5.5 Clock bootstrapped NMOS switches. ....	74
Fig. 5.6 Electrical schematic of the comparator [98]. .....	74
Fig. 5.7 2 <sup>15</sup> point PSD of the 1 <sup>st</sup> -order $\Sigma\Delta$ for $F_S = 100$ MHz, $F_S = 300$ MHz. ....	75
Fig. 5.8 Linear model of the proposed $\Sigma\Delta$ based on UIS .....	76
Fig. 5.9 Ideal graphs of STF and NTFs of the 2 <sup>nd</sup> -order passive $\Sigma\Delta$ . .....	76
Fig. 5.10 Histogram of the SNDR obtained through 500-case MC analysis of 2 <sup>nd</sup> -order $\Sigma\Delta$ ..	77
Fig. 5.11 Complete schematic of the $\Sigma\Delta$ including clocking circuitry .....	78
Fig. 5.12 PSD with 2 <sup>13</sup> point of the output bit-stream of the $\Sigma\Delta$ , obtained by electrical transient noise simulation of the complete circuit, for 2 mV <sub>pp,diff</sub> and 600 mV <sub>pp,diff</sub> amplitudes of the input signal. ....	79

Fig. 5.13 A 3 <sup>rd</sup> -order multi feedback and feed-forward $\Sigma\Delta$ .....	81
Fig. 5.14 A block diagram of the 3 <sup>rd</sup> -order $\Sigma\Delta$ .....	81
Fig. 5.15 A simplified single-ended version of the 3 <sup>rd</sup> -order $\Sigma\Delta$ circuit.....	81
Fig. 5.16 A 4 <sup>th</sup> order SMASH $\Sigma\Delta$ .....	83
Fig. 5.17 A 4th order MASH $\Sigma\Delta$ .....	84
Fig. 5.18 Block diagram of the proposed 2-1 MASH $\Sigma\Delta$ .....	86
Fig. 5.19 Block diagram of the proposed first stage $\Sigma\Delta$ .....	86
Fig. 5.20 Middle gain block $G_{Mid}$ and the proposed second stage $\Sigma\Delta$ .....	86
Fig. 5.21 Ideal graphs of STF and NTFs of the first stage of the MASH modulator, the 2 <sup>nd</sup> -order $\Sigma\Delta$ .....	88
Fig. 5.22 Schematic of the proposed MASH modulator.....	90
Fig. 5.23 NAND based two-phase clock generator.....	90
Fig. 5.24 The Gain Blocks with the replica bias circuit.....	91
Fig. 5.25 First modification of digital cancellation logic (DCL) block.....	92
Fig. 5.26 SNDR histogram of the MASH $\Sigma\Delta$ of 1000-case MC analysis with process and mismatch variations added to the values of the modulator's components.....	95
Fig. 5.27 SNDR of the MASH modulator versus variation of the components around the optimal design point selected by the genetic algorithm based optimizer.....	95
Fig. 5.28 SNDR of the 2 <sup>nd</sup> -order $\Sigma\Delta$ (first stage of the MASH modulator) vs variation of the components around the optimal design point selected by the genetic algorithm based optimizer.....	96
Fig. 5.29 The 2 <sup>13</sup> point PSD of a) the 2-1 MASH $\Sigma\Delta$ b) the 2 <sup>st</sup> -order $\Sigma\Delta$ (first stage).....	96
Fig. 6.1 Layout of the 2 <sup>nd</sup> -order $\Sigma\Delta$ .....	100
Fig. 6.2 Layout of the pad ring with the names of the used pads (for interfacing the 2 <sup>nd</sup> -order $\Sigma\Delta$ ).....	101
Fig. 6.3 Chip die photograph of the 2 <sup>nd</sup> -order $\Sigma\Delta$ circuit.....	102
Fig. 6.4 Photograph of the PCB evaluation board for the 2 <sup>nd</sup> -order $\Sigma\Delta$ .....	103
Fig. 6.5 Simplified schematic of the test setup of the DT 2 <sup>nd</sup> -order $\Sigma\Delta$ .....	104
Fig. 6.6 Measured spectra of the 2 <sup>nd</sup> -order $\Sigma\Delta$ for $F_{in}=22$ kHz, THD=-80.7 dB (sample III).....	105
Fig. 6.7 SNR/SNDR vs. amplitude graphs for a 22 kHz input signal (sample III).....	106
Fig. 6.8 Layout of the 2-1 MASH $\Sigma\Delta$ .....	108
Fig. 6.9 Layout of the pad ring used to interface the 2-1 MASH $\Sigma\Delta$ .....	109
Fig. 6.10 Micrograph of the test chip die in 65 nm CMOS.....	109
Fig. 6.11. Photograph of the test board for the MASH $\Sigma\Delta$ .....	111
Fig. 6.12 DUT direct bonded to the test board.....	112
Fig. 6.13. Simplified schematic of the test setup.....	113
Fig. 6.14. Measured spectra of the 2-1 MASH $\Sigma\Delta$ (sample II) for $F_{in}=1$ MHz.....	114
Fig. 6.15 Measured spectra of the 2-1 MASH $\Sigma\Delta$ (sample II) for $F_{in}=10$ MHz.....	114
Fig. 6.16. Measured spectra of the 2 <sup>nd</sup> -order $\Sigma\Delta$ (sample II) for $F_{in}=1$ MHz.....	115
Fig. 6.17 Measured spectra of the 2 <sup>nd</sup> -order $\Sigma\Delta$ (sample II) for $F_{in}=10$ MHz.....	115

Fig. 6.18 Measured spectra with two input tones near 10 MHz of the 2-1 MASH $\Sigma\Delta$ (sample II).....	116
Fig. 6.19 Measured spectra with two input tones near 10 MHz the 2 <sup>nd</sup> -order single-loop $\Sigma\Delta$ (sample II). .....	116
Fig. 6.20 Measured SN(D)R as a function of input signal amplitude for 2-1 MASH $\Sigma\Delta$ (sample II). .....	117
Fig. 6.21 Measured SN(D)R as a function of input signal amplitude 2 <sup>nd</sup> -order single-loop $\Sigma\Delta$ (sample II). .....	117
Fig. 6.22 Measured SNDR vs. clock <i>rms</i> period jitter, $F_{in}=1$ MHz, (sample II). .....	118
Fig. 6.23 Percentage power break-down of the 2-1 MASH $\Sigma\Delta$ (sample II). .....	118
Fig. 7.1 Power efficiency ( $P_C/(2 \cdot BW)$ ) of oversampling ADCs as a function of SNDR [106] (where $FoM_w = P/(2 \cdot BW \cdot 2^{(SNDR-1.76)/6.02})$ , $FoMS = SNDR + 10 \cdot \log_{10}(BW/P)$ ). .....	122



# LIST OF TABLES

Table 3.1 Course $\Sigma\Delta$ categorization based on the achieved SNDR and BW. ....	29
Table 3.2 Specification of standards [41]. ....	29
Table 3.3 State-of-the-art single-loop low-pass discrete-time $\Sigma\Delta$ s. ....	43
Table 3.4 State-of-the-art single-loop low-pass continuous-time $\Sigma\Delta$ s. ....	43
Table 3.5 State-of-the-art cascade low-pass $\Sigma\Delta$ s. ....	44
Table 5.1 The 1 <sup>st</sup> -order passive $\Sigma\Delta$ design parameters. ....	73
Table 5.2 Simulated key performance parameters of the 1 <sup>st</sup> -order $\Sigma\Delta$ s. ....	75
Table 5.3 Passive component values and gain coefficients. ....	78
Table 5.4 Simulated key performance parameters of the 2 <sup>nd</sup> -order $\Sigma\Delta$ . ....	79
Table 5.5 Simulated key performance parameters of the 3 <sup>rd</sup> -order $\Sigma\Delta$ ( $F_S=100$ MHz). ....	82
Table 5.6 GA optimization results of the 3 <sup>rd</sup> -order $\Sigma\Delta$ ( $F_S=1$ GHz). ....	83
Table 5.7 GA optimization results of four $\Sigma\Delta$ architectures clocked at $F_S=1$ GHz. ....	84
Table 5.8 The 2-1 MASH passive $\Sigma\Delta$ design parameters. ....	89
Table 5.9 Modified digital cancellation logic (DCL) described as a look-up table. ....	93
Table 5.10 $3\sigma$ values of the circuit components' variations. ....	95
Table 5.11 Simulation results of the 2-1 MASH $\Sigma\Delta$ and the 2 <sup>nd</sup> -order $\Sigma\Delta$ . ....	97
Table 6.1 List of pads used to interface the 2 <sup>nd</sup> -order $\Sigma\Delta$ s prototype. ....	102
Table 6.2 Measured key performance parameters of the DT 2 <sup>nd</sup> -order $\Sigma\Delta$ ( $F_{in}=22$ kHz). ....	105
Table 6.3 List of pads used to interface the MASH $\Sigma\Delta$ s prototype. ....	110
Table 6.4 Measured key performance parameters of the 2-1 MASH $\Sigma\Delta$ ( $F_{in}=1$ MHz). ....	119
Table 6.5 Measured key performance parameters of the 2 <sup>nd</sup> -order $\Sigma\Delta$ ( $F_{in}=1$ MHz). ....	119
Table 7.1 Comparison of the 2-1 MASH $\Sigma\Delta$ prototype (sample II) with the prior $\Sigma\Delta$ s. ....	121



# LIST OF SYMBOLS AND ACRONYMS

$\phi$	Clock Phase
$\text{dB}_{\text{FS}}$	dB Full Scale
$F_{in}$	Input Signal Frequency
$F_S$	Sampling Frequency
$gm$	Transconductance
$\text{mV}_{\text{pp,diff}}$	mV peak-to-peak, differential
AC	Alternating Current
A/D	Analog-to-Digital
ADC	Analog-to-Digital Converter
BW	Bandwidth
CMOS	Complementary Metal-Oxide-Semiconductor
CT	Continuous-Time
DAC	Digital-to-Analog Converter
DC	Direct Current
DCL	Digital Cancellation Logic
DFF	D-Type Flip-Flop
DR	Dynamic Range
DRC	Design Rule Check
DT	Discrete-Time
DUT	Device Under Test
ENOB	Effective-Number-Of-Bits
FoM	Figure of Merit
FPGA	Field Programmable Gate Array
GA	Genetic Algorithm
GBW	Gain-Bandwidth Product
IC	Integrated Circuit
LVS	Layout Versus Schematic
MASH	Multistage Noise-Shaping
MiM	Metal-insulator-Metal
MOS	Metal-Oxide-Semiconductor
NTF	Noise Transfer Function

Op-amp	Operational Amplifier
OSR	Oversampling Ratio
OTA	Operational Transconductance Amplifier
PCB	Printed Circuit Board
PECL	Positive Emitter Coupled Logic
PSD	Power Spectral Density
PWM	Pulse-Width Modulation
S/H	Sample and Hold
SC	Switched-Capacitor
$\Sigma\Delta$	Sigma-Delta
$\Sigma\Delta M$	Sigma-Delta Modulator
SMASH	Sturdy MASH
SNDR	Signal-to-Noise-plus-Distortion Ratio
SNR	Signal-to-Noise Ratio
STF	Signal Transfer Function
UIS	Ultra Incomplete Settling
VCO	Voltage-Controlled Oscillator

# 1. INTRODUCTION AND MOTIVATION

Analog-to-digital converters (ADCs) are important building blocks in all of today's electronic circuits. They are used in a wide range of devices in medical, consumer, instrumentation and communication applications, just to name a few. Many different ADC architectures are available for a vast selection of resolution and bandwidth requirements. ADCs' performance affects the efficiency and speed at which analog information can be converted into digital signals. Since an energy efficient operation is required by modern electronic systems, there has been a great push to reduce energy consumption in all relevant system building blocks, including ADCs [1]. The constant size reduction of CMOS technologies has resulted in an increase of the transition frequency of CMOS transistors, but it has also resulted in the reduction of the intrinsic gain of these devices [2]. As a consequence, it has become more difficult to design high gain and high bandwidth amplifiers with reduced power dissipation, making the design of ADCs that require such amplifiers, including  $\Sigma\Delta$ s, more challenging.

There are several possible implementation choices for  $\Sigma\Delta$  architectures [3]. Continuous-time (CT) modulators are becoming more popular than discrete time (DT) modulators, since they can operate at higher clock rates [4, ch. 6]. Recent  $\Sigma\Delta$  design trends include higher order loop filters (integrators) [5], digitally assisted digital-to-analog converter (DAC) correction [6, 7], and reduced number of operational amplifiers (op-amps) [5, 8]. These trends have contributed to an improvement of the figures of merit (FoMs) and to the decrease of the circuit active area. In the case of high order  $\Sigma\Delta$ s, MASH and SMASH structures reveal better stability and allow for more aggressive noise-shaping than their single-loop counterparts. Therefore, implementations of various MASH-like architectures can be found in recent publications [9-12]. In order to achieve reasonable cancellation of the quantization noise, a high gain in the integrators' amplifiers is desired. The amplifiers can improve the circuit linearity, parasitic insensitivity and robustness in exchange for the power they dissipate. Moreover, gain provided by the amplifiers in the active integrators, reduce the input-referred noise. On the other hand, even with the use of the techniques mentioned previously, the power consumption of the amplifiers is still a significant part of the total modulator's power consumption. In the case of increasing signal bandwidths, together with moderate-high resolutions and with diminishing supply voltage headroom, these amplifiers become difficult to design (since they must achieve a large enough gain-bandwidth product (GBW) to guaranty a small settling error during the limited clock period) and result in an increase of the power dissipation of  $\Sigma\Delta$ s.

One solution to deal with an issue of designing high gain amplifiers is to select passive or mixed active-passive  $\Sigma\Delta$  architectures, where the processing gain of the comparator is used in the feedback loop of the modulator's filter [13]. This solution is very appealing for deep nanometer CMOS technologies, because a comparator can achieve large gain through positive feedback, which improves with faster transistors. This approach has been used in [13-20]. Passive integrators provide signal attenuation and therefore, are more sensitive to noise coupling than active integrators that use amplifiers. On the other hand, passive  $\Sigma\Delta$ s are simpler (have less hardware complexity) compared to their active counterparts, do not require complex amplifiers and allow for significant power reduction.

The research question of this thesis is: how can one take advantage of the passive or hybrid active-passive structures in order to design  $\Sigma\Delta$ s achieving competitive power efficiency? Therefore, this thesis intends to investigate the passive and hybrid passive-active  $\Sigma\Delta$  architectures and to define the most suitable area of application for these types of modulators.

This work focuses on the design of the integrated circuits (ICs). Therefore, a validation methodology ensuring proper operation of the IC is an important issue. Designing a circuit involves process of building and validating of: behavioral, high-level model of the system; transistor-based circuit schematic; layout and fabricated IC. High-level model, build in order to optimize circuit coefficients, is validated on the basis of its estimated performance. The schematic validation is based on electrical simulations (with process and temperature variations). At this point, one can verify if the system is working properly, according to the desired specifications. After the layout design the validation additionally includes post-layout simulations (including parasitics of the circuit) of the whole system, letting the designer to obtain the closest results to real behavior of the circuit. The most important and final is the validation of the IC prototype. The IC is soldered on the specially designed, fabricated testing board. Then meaningful data is collected and processed, following good measurement practices. If the obtained results meet the specification, the prototype can be considered as validated.

The first proposed implementation for a passive-active  $\Sigma\Delta$  is based on ultra-incomplete settling (UIS). In this approach, a single switched-capacitor branch can implement a discrete-time (DT) lossy-integrator. As a proof of this concept, a 2<sup>nd</sup> order  $\Sigma\Delta$ , has been built in a 130 nm CMOS technology and experimentally evaluated [21].

The second proposed implementation of a passive-active modulator is a continuous-time cascaded  $\Sigma\Delta$  based on passive  $RC$  integrators (derived from the UIS structure [21]) and using low gain stages ( $\sim 20$  dB) instead of high gain amplifiers. Like in all circuit techniques, there are limits to the maximum achievable performance and the passive modulator structure requires a higher clock frequency (higher oversampling ratio) than other techniques used to design  $\Sigma\Delta$ s. This means that, that if the signal bandwidth is increased, the clock frequency would have to increase as well, in order to maintain the same signal-to-noise-plus-distortion ratio (SNDR).

Therefore, it would be very difficult to design the passive or passive-active modulator for high bandwidth applications. The analysis of various higher order  $\Sigma\Delta$  topologies, supported by the optimization methodology, revealed that the passive-active modulator structures are suitable for moderate resolution ( $62 \text{ dB} < \text{SNDR} \leq 74 \text{ dB}$ ) and a medium signal bandwidth ( $5 \text{ MHz} < \text{BW} \leq 20 \text{ MHz}$ ) applications. Therefore, it was decided to design, fabricate and measure a moderate resolution  $\Sigma\Delta$  achieving SNDR larger than 70 dB for a signal bandwidth of 10 MHz that occupies a small active area.

The final prototype developed in this thesis is a continuous-time 2-1 MASH  $\Sigma\Delta$  based on passive  $RC$  integrators and low gain stages ( $\sim 20 \text{ dB}$ ). The circuit has been designed in a 65 nm CMOS technology and occupies an active area of only  $0.027 \text{ mm}^2$ . Measurement results show that the modulator achieves a peak SNR/SNDR/DR of 76/72.2 dB/77dB for an input signal bandwidth of 10 MHz, while dissipating 1.57 mW from a 1 V power supply voltage. The proposed  $\Sigma\Delta$  achieves a Walden FOM of 23.6 fJ/level and a Schreier FOM of 175 dB. The innovations proposed in this circuit result, both, in the reduction of the power consumption and of the chip size. To the best of the author's knowledge the modulator achieves the lowest Walden FOM<sub>w</sub> for  $\Sigma\Delta$ s with signal bandwidth from 5 MHz to 50 MHz reported to date.

## 1.1. Contributions

The main contributions of this research thesis are concentrated in the development and improvement of  $\Sigma\Delta$  circuits using passive integrators. In this thesis we study and compare the behavior of passive and active  $\Sigma\Delta$  architectures. This work also provides theoretical analysis of the proposed discrete-time and continuous-time passive integrators. These contributions have led to various publications. The main contributions of this work are summarized next:

- The derivation of the discrete-time transfer function and  $Z$  transfer function of the passive switched-capacitor integrator, using ultra incomplete settling (UIS), was shown in [22]. It also presented the thermal noise analysis of this passive integrator and studied the behavior of the 1<sup>st</sup>-order passive  $\Sigma\Delta$ . Moreover, [23] analyzed the non-ideal effects present in the passive integrator, which become more significant for higher clock frequencies. It also presented two examples of 1<sup>st</sup>-order passive  $\Sigma\Delta$ s operating with 100 MHz and 300 MHz sampling frequencies together with the results of the transient-noise electrical simulations of these two circuits.
- A 2<sup>nd</sup>-order  $\Sigma\Delta$  circuit based on the discrete-time switched-capacitor integrators using ultra incomplete settling and implemented in 130 nm CMOS technology was proposed and described in [24]. The measured key performance parameters of three prototype circuit samples were presented in [21]. This approach allowed building a  $\Sigma\Delta$  with mostly dynamic elements thus reducing the power dissipation. The  $\Sigma\Delta$  architecture using this technique was presented and analyzed in detail. The validity of ultra

incomplete settling concept was confirmed by high-level simulations, transient noise electrical simulations and measurement results. The 2<sup>nd</sup>-order  $\Sigma\Delta$  circuit, clocked at 100 MHz and consuming 298  $\mu$ W, achieved a peak DR/SNR/SNDR of 78.2/73.9/72.8 dB, respectively, for a signal bandwidth of 300 kHz. This resulted in a FoM<sub>w</sub> of 139.3 fJ/conv.-step and FoM<sub>s</sub> of 168 dB.

- A discrete-time, switched-capacitor, 2-2 MASH  $\Sigma\Delta$ , clocked with frequency of 1 GHz, designed in a 65 nm CMOS technology was proposed in [25]. This modulator, similarly to the previous examples, was based on the passive integrators using the ultra-incomplete settling concept. Its high-level model and transistor-level implementation were discussed as well as modulator sensitivity to components variation. The work presented in [25] shown that it is possible to design MASH  $\Sigma\Delta$ , using UIS integrators, operating in a 10 MHz bandwidth with a moderate resolution.
- A design methodology for  $\Sigma\Delta$ M based on optimization using a genetic algorithm, was proposed in [26]. In order to obtain more accurate and faster performance predictions of a given  $\Sigma\Delta$  architecture, the evaluation process is divided into a coarse (fast, equation based) and fine (slow, recursive simulation based) evaluations. It uses a high-level model of a given design, together with its theoretically estimated thermal noise, quantization noise, voltage swing variations and stability of the modulator. Furthermore, by taking into account mismatch errors between the circuit's components, it also selects the most insensitive design solution to components' variations. As a proof of validity of the methodology presented in [26], two case studies of continuous-time and a discrete-time  $\Sigma\Delta$ M were carefully discussed.
- A passive-active 2-1 MASH modulator, using *RC* integrators and simple low gain stages ( $\sim$ 20 dB) was presented in [27]. In this work, a continuous-time implementation of the passive integrator with switched-capacitor feedback DAC has been proposed. A MASH modulator structure requires a digital cancellation logic that combines and filters its digital output signals (coming from the MASH stages). Therefore, simplified digital cancellation logic was proposed, which allowed for reduction in power and in number of components (avoiding multipliers, adders and multiplexers). The 2-1 MASH  $\Sigma\Delta$  was implemented in a 65 nm CMOS technology and it occupied an active area of only 0.027 mm<sup>2</sup>. Measurement results showed that the circuit clocked at 1 GHz achieved a peak DR/SNR/SNDR of 77/76/72.2 dB for an input signal bandwidth of 10 MHz, while dissipating 1.57 mW from a 1 V power supply voltage. This modulator achieved a measured Walden FoM of 23.6 fJ/level and a Schreier FoM of 175 dB.



## 1.2. Thesis Layout

The thesis is composed of seven chapters (including the present introduction). It is structured as follows:

- **Chapter 2** presents principles of  $\Sigma\Delta$  modulation and basic definitions about  $\Sigma\Delta$ s. It also describes performance metrics used for evaluating ADCs, techniques of reducing the feedback DAC nonlinearities and methods to further improve modulator's figure of merit.
- **Chapter 3** gives a brief literature review regarding architectures and techniques used in designing recent single-loop and cascaded  $\Sigma\Delta$ s. It also presents a comparison between selected state-of-the-art  $\Sigma\Delta$ s.
- **Chapter 4** compares active and passive  $\Sigma\Delta$ s structures and gives insight into discrete-time and continuous-time implementations of passive integrators. In the last section it presents a general  $\Sigma\Delta$  design methodology based on a genetic algorithm.
- **Chapter 5** provides the high level and transistor level analyzes of the passive and hybrid passive-active  $\Sigma\Delta$ s. It discusses several modulators' case studies that include 1<sup>st</sup>, 3<sup>rd</sup>-order single-loop  $\Sigma\Delta$ s and cascaded  $\Sigma\Delta$ s. It also presents implementation details of two integrated prototypes, namely a discrete-time 2<sup>nd</sup>-order  $\Sigma\Delta$  and a continuous-time 2-1 MASH  $\Sigma\Delta$ .
- **Chapter 6** presents the chip floor-planning, layout design, evaluation printed-circuit-board (PCB) design, testing setup and measured data obtained from the experimental evaluation of the two  $\Sigma\Delta$ s prototypes: 1) a discrete-time 2<sup>nd</sup>-order  $\Sigma\Delta$ ; 2) a continuous-time 2-1 MASH  $\Sigma\Delta$ .
- **Chapter 7** discusses the results obtained by the evaluated circuits, comparing them to other state-of-the-art  $\Sigma\Delta$ s and it presents conclusions concerning this work as well as suggests topics for future work.



## 2. BASICS OF SIGMA-DELTA MODULATORS

This chapter presents some basic definitions about  $\Sigma\Delta$  including description of different architectures and their analytical stability issues as well as performance metrics, techniques of DAC linearization and methods to improve modulators' figure of merits.

### 2.1. Principles of Sigma-Delta Modulation

Sigma-delta ( $\Sigma\Delta$ ) modulation consists of two main operations, namely, oversampling and noise shaping, which are described in this chapter. Below we start by presenting basic principles of analog to digital (A/D) conversion, which apply directly to sigma-delta modulator ( $\Sigma\Delta$ ).

A general analog to digital converter (ADC) (Fig. 2.1) is composed of:

- An anti-aliasing filter, which prevents folding or aliasing (interference between signal spectrum and its repeated versions) of high frequency components falling into the signal bandwidth;
- A sample and hold (S/H), that samples the continuous signal  $x_1(t)$  at sampling frequency  $F_s$  producing discrete signal  $x_1(n)$  (time discretization);
- A quantizer, which provides non-invertible process of mapping of continuous range of amplitudes of its input signal to finite number of discrete levels (amplitude discretization);
- A binary encoder, that transforms each level of the quantizer output signal into a unique binary code.




Fig. 2.1 Conceptual scheme of an ADC system

One of the main categories of data converters are the Nyquist-rate converters. In this type of

ADCs the sampling process is performed with a frequency of, at least, twice the signal bandwidth (BW)  $f_s = 2 \cdot BW$  (usually somewhat higher because of practical reasons). This is the minimum  $F_s$ , which can be used according to the Nyquist theorem. This category of ADCs has one-to-one correspondence between their input and output signals. The converter has no memory and the samples are processed separately [4]. Each sequence (of given length) of the ADC input samples corresponds to its processed digital output word (of the same length).


The accuracy of a Nyquist-rate converter is mainly determined by the matching of its analog components. Therefore, it is difficult to achieve high resolutions for this type of ADCs [28]. Moreover the conversion resolution depends on the resolution of the quantizer. Concluding, one can claim that quantization and sampling operations limit the performance of Nyquist-rate converters.

The second category of A/D data converters are the oversampled converters. Their sampling rate is higher than the Nyquist rate,  $f_s \gg 2 \cdot BW$ , (typically by factor 8 to 512 [4, p. 3]). The oversampling ratio (OSR) is defined as:

$$OSR = f_s / (2 \cdot BW) \tag{2.1}$$

In a sigma delta modulator ( $\Sigma\Delta M$ ), which is an example of an oversampling converter, there is no one-to-one correspondence between input and output signals, because the converter uses all the preceding input samples to generate a valid output. This feature requires memory elements in the ADC structure.

The oversampled converter, in contrary to the Nyquist-rate converter, does not require a sharp cut-off in the anti-aliasing filter, which could introduce phase distortion for signal components close to the cut-off frequency [29]. This means that, the requirements for anti-aliasing filter are relaxed as one can notice in Fig. 2.2.



**Fig. 2.2 Representation of anti-aliasing filter (a) for Nyquist-rate (b) for oversampling ADC**

The ideal staircase characteristic of a quantizer is depicted in Fig. 2.3a. The digital output has  $2^B$  discrete levels. This number depends on resolution of the  $B$ -bit quantizer. The difference between two adjacent levels is called the quantization step,  $\Delta$ , and can be calculated as

$\Delta = Y_{MAX} / (2^B - 1)$ . For all input signals, in the range of  $X_{MAX}$ , the quantization error  $e_Q$  is limited to  $\pm\Delta/2$ , as depicted in Fig. 2.3b and its average value is zero. The quantization error, conceptually, can be defined as the difference between the analog version of its output and input signals. For inputs exceeding  $X_{MAX}$  the quantizer becomes overloaded and its  $e_Q$  grows beyond  $\pm\Delta/2$ .




Fig. 2.3 (a) Ideal characteristic of quantizer. (b) Quantization error

Assuming a rapidly varying input signal, the quantization error becomes uniformly distributed between  $\pm\Delta/2$  [30, p. 450]. This allows the quantizer, which is a nonlinear element, to be linearized and its  $e_Q$  modeled as, non-correlated with input signal, white quantization noise. The power spectral density (PSD) of the total quantization noise power equals:

$$S_Q(f) = \frac{1}{F_S} \left[ \frac{1}{\Delta} \int_{-\Delta/2}^{\Delta/2} e_q^2 de_q \right] = \frac{\Delta^2}{12F_S} \quad (2.2)$$

and the in-band quantization noise power is given by:

$$P_Q = \int_{-BW}^{BW} S_Q(f) df = \frac{\Delta^2}{12 \cdot OSR} \quad (2.3)$$

One can notice that, theoretically, doubling OSR decreases the  $P_Q$  by 3 dB. The fixed quantization noise power spreads over the sampling frequency range  $F_S$ , which is greater in case of an oversampled ADC than in case of a Nyquist-rate ADC. This means that, the  $P_Q$  of the former is much smaller comparing to the latter ADC (Fig. 2.4).




Fig. 2.4 Spectral density of quantization noise power for: (a) Nyquist-rate and (b) oversampling converter

Two main types of oversampling converters are delta ( $\Delta$ ) and  $\Sigma\Delta$  modulators. A  $\Delta$  modulator has the disadvantage of amplifying the nonlinear DAC distortion in the signal band. The  $\Sigma\Delta$ M, which has a loop filter in a forward path (instead of feedback path, like in case of a  $\Delta$  modulator) avoids this shortcoming [4, ch. 1]. This modulator, shown in Fig. 2.5a, contains an internal ADC, a DAC and a loop filter (here, an integrator). Fig. 2.5b depicts a linear sampled-data system with a quantizer represented by a linear, additive white noise model.




Fig. 2.5 (a)  $\Sigma\Delta$ M ADC and (b) its linear z-domain model.

The Z-domain output of the above system (having two independent inputs) can be represented by:

$$Y(z) = X(z) \cdot \text{STF}(z) + E_q(z) \cdot \text{NTF}(z) \quad (2.4)$$

where  $X(z)$  and  $E_Q(z)$  are the Z-transforms of  $x$  and  $e_Q$  respectively, and  $\text{STF}(z)$  and  $\text{NTF}(z)$  are the signal- and noise transfer functions, respectively given by:

$$\text{STF}(z) = \frac{H(z)}{1 + H(z)}; \quad \text{NTF}(z) = \frac{1}{1 + H(z)} \quad (2.5)$$

In general, if in signal band  $H(z)$  has a high gain, resulting in  $\text{STF}(z)$  being close to one and very small  $\text{NTF}(z)$  (the zeros of the  $\text{NTF}(z)$  are the equal to poles of  $H(z)$ ). This means that, the input signal is largely unaffected, whereas the quantization noise is strongly attenuated. In the ideal situation, the quantization noise would be completely cancelled for a DC signal (if  $H(z=1) \rightarrow \infty$ ). The  $\text{NTF}(z)$ , in the ideal case, can be defined as:

$$\text{NTF}(z) = (1 - z^{-1})^L \quad (2.6)$$

where  $L$  denotes the filter order,  $P_Q$  can be recalculated as (assuming that  $z = e^{j2\pi/F_s}$ ,  $\text{OSR} \gg 1$  and that the quantization error can be modeled as an additive white noise source):

$$P_Q \equiv \int_{-BW}^{BW} \frac{\Delta^2}{12 \cdot F_s} |\text{NTF}(f)|^2 df \approx \frac{\Delta^2}{12} \cdot \frac{\pi^{2L}}{(2 \cdot L + 1) \cdot \text{OSR}^{2 \cdot L + 1}} \quad (2.7)$$

One can notice that, in the case of noise shaping, doubling the OSR decreases the  $P_Q$  by  $6L$  dB more than in case of using just oversampling (which is 3 dB - (2.3)). Fig. 2.6, illustrates the general noise shaping curves for different NTFs, and it confirms this conclusion. Noise shaping causes less in-band ( $f_0$ ) noise than in case of a Nyquist-rate converter.




Fig. 2.6 Examples of noise shaping transfer functions

A  $\Sigma\Delta$  converter incorporates, both, oversampling and quantization noise shaping, which allow improving performance of an ADC. These two operations allow relaxing the complexity of the analog circuitry. The anti-aliasing filter does not need sharp transition band and the quantizer resolution can be lower than in the case of Nyquist-rate converter. The price to pay for these improvements is mainly the required faster system operation for the same signal bandwidth and additional digital circuitry for the output filter. As mentioned before, the noise filtering “pushes” the quantization noise to higher than signal bandwidth frequencies. This noise power has to be strongly attenuated by employing a digital low-pass filter after the ADC. After digital filtering, the signal is usually downsampled to Nyquist rate without affecting the signal-to-noise ratio. The operation of filtering and downsampling is known as decimation.

## 2.2. Performance Metrics

The accuracy of  $\Sigma\Delta$  converters is degraded by their internal thermal noise (inherent to the circuit) and by their quantization noise (generated during the modulation process). The performance of a  $\Sigma\Delta$  is evaluated by metrics, which are described below.

The signal-to-noise ratio (SNR) is the ratio of the output signal power at the frequency of an input sinusoid (with amplitude  $A$ ) to the in-band noise power. For simplicity reasons, in the expression below, the quantization noise power  $P_Q$  is considered.

$$\text{SNR} \equiv \frac{A^2}{2P_Q} \quad (2.8)$$

The dynamic range (DR) is the ratio of the output signal power at the frequency of an input sinusoid (with maximum amplitude  $A_{\text{MAX}}$ ) to the output power for a small input for which one has SNR = 0 dB.

$$DR \equiv \frac{A_{MAX}^2}{2P_O} \quad (2.9)$$

Taking into consideration (2.7) the ideal DR is expressed as:

$$DR|_{dB} = 10 \cdot \log \left[ \frac{3 \cdot (2^B - 1)^2 \cdot (2 \cdot L + 1) \cdot OSR^{2 \cdot L + 1}}{2 \cdot \pi^{2 \cdot L}} \right] \quad (2.10)$$

In order to take into consideration the aforementioned noises and distortions affecting the output signal, the signal-to-noise-plus-distortion ratio (SNDR) is used. A typical graph of the SNDR, of the SNR and of the DR is illustrated in Fig. 2.7. The values  $SNR_{peak}$  and  $SNDR_{peak}$  refer to the maximum values of SNR and SNDR. One can notice that, the SNR increases with  $A_X$  until  $A_X$  reaches the overload value  $X_{OL}$ . Beyond this level the quantizer often starts to be overloaded and, hence the SNR curve drops abruptly. The  $SNDR_{peak}$  value is lower than  $SNR_{peak}$  because the distortion is taken into consideration.




Fig. 2.7 Basic performance metrics: SNR, SNDR, DR

The effective-number-of-bits (ENOB) of  $\Sigma\Delta M$  is given by the equation:

$$ENOB|_{bits} \simeq \frac{SNDR_{peak} - 1.76}{6.02} \quad (2.11)$$

In order to compare different modulator circuits and classify them, several figure of merits (FoM) can be defined. The Walden FoM ( $FoM_W$ ) takes into consideration the main specification metrics like: ENOB, signal bandwidth, and power consumption of a given  $\Sigma\Delta M$  [31]. The smaller the  $FoM_W$ , a given ADC can achieve, the better is its energy efficiency.

$$FoM_W|_{EJ/conv-step} = \frac{P_C}{2^{ENOB} \cdot 2 \cdot BW} \cdot 10^{15} \quad (2.12)$$

Another well-known FoM used to rank circuits is the Schreier FoMs. In this case, better circuits (i.e. more energy efficient) reach larger FoMs.

$$FoM_S|_{dB} = DR + 10 \log \left( \frac{BW}{P_C} \right) \quad (2.13)$$



## 2.3. Basic Architectures of $\Sigma\Delta$ Ms

$\Sigma\Delta$ M architectures can be mainly classified into few different categories:

- Discrete-time, continuous-time and hybrid continuous-time/discrete-time modulators (category classified according to type of loop filter);
- Single-bit/multi-bit modulators (category classified according to number of bits of the internal quantizer);
- Single-loop and cascade - multistage noise-shaping (MASH) modulators (category classified according to the number of quantizers used in a complete modulator).

Moreover,  $\Sigma\Delta$ Ms can also be categorized according to input signal bandwidth being processed, resulting in low-pass and band-pass  $\Sigma\Delta$ Ms.

### 2.3.1. Low-Pass Single-Loop $\Sigma\Delta$ M

The first presented architecture of the considered modulators is first order discrete-time  $\Sigma\Delta$ M, illustrated in Fig. 2.8.




Fig. 2.8 Example of a 1<sup>st</sup>-order discrete-time  $\Sigma\Delta$ M

The loop filter is a discrete-time integrator, whose Z transfer function given by  $H(z) = z^{-1} / (1 - z^{-1})$ , results in  $STF(z) = z^{-1}$  and  $NTF(z) = 1 - z^{-1}$ . The 1<sup>st</sup>-order  $\Sigma\Delta$ M shapes quantization noise with 20 dB/decade slope (Fig. 2.9).




Fig. 2.9 Example of spectral density of the 1<sup>st</sup>-order  $\Sigma\Delta$ M output signal power

An example of the output spectrum of the 1<sup>st</sup>-order  $\Sigma\Delta$ M is shown in Fig. 2.9. A disadvantage of the 1<sup>st</sup>-order  $\Sigma\Delta$ M is the quantization error power that is not uniformly distributed over the

entire spectrum and it contains strong tone distortion components. The reason is that the quantization error is strongly correlated with input signal, which leads to a colored quantization error instead of white noise and it raises and accumulates the in-band error power. The second disadvantage of this type of modulator is that doubling the OSR theoretically only improves SNR by 9 dB (1.5 bit) (in reality this assumption is often not accurate because of the above mentioned correlation between input signal and quantization error). This is because, 1<sup>st</sup>-order  $\Sigma\Delta$  requires large OSR for accurate A/D data conversion. In practice 1<sup>st</sup>-order  $\Sigma\Delta$  are not widely used [28].

The problems described above can be mostly avoided by adding to the previous system one additional integrator and an extra feedback branch, which translates in using a second-order modulator (Fig. 2.10).




Fig. 2.10 Example of second-order  $\Sigma\Delta$

In this case  $STF(z) = z^{-1}$  and  $NTF(z) = (1 - z^{-1})^2$ . The 2<sup>nd</sup>-order  $\Sigma\Delta$  shapes the quantization noise with 40 dB/decade slope. It provides additional in-band quantization noise suppression and it amplifies more efficiently the noise outside the signal bandwidth. Moreover the use of two integrators also helps to decorrelate the quantization error from input signal (less idle tones in output spectrum). The SNR of a 2<sup>nd</sup>-order  $\Sigma\Delta$  improves by 15 dB (2.5 bits) each time the OSR is doubled.

By adding more integrators and feedback branches, higher order modulators can be created. Their  $NTF(z) = (1 - z^{-1})^L$  and the quantization noise is shaped with  $20 \cdot L$  dB/decade. Fig. 2.11 shows the theoretical relationship between the order of the  $\Sigma\Delta$  modulator versus the OSR value that allows achieving a particular SNR.

Doubling the OSR improves the SNR by  $6L + 3$  dB ( $L + 0.5$  bit) and it results in less in-band noise and extra noise pushed into higher frequencies. However, in reality it is hard to achieve the theoretical performance because of some limitations of higher order structures. The main difficulty is that a high order  $\Sigma\Delta$  is only conditionally stable when single-bit quantizer is utilized. The stability can depend either on precise circuit coefficient matching or limited range of input signal amplitudes. In particular, large input amplitudes can cause instability of the modulator, which may never return to stability, even when the input signal decreases [30, p. 556].




Fig. 2.11 Theoretical SNR vs. OSR and modulator order [32].

### 2.3.2. Discrete-Time and Continuous-Time $\Sigma\Delta$

The previously presented low-pass structures are discrete-time  $\Sigma\Delta$ s. The conceptual diagram of a discrete-time modulator is illustrated in Fig. 2.12a. Usually, it is necessary that the modulator is preceded by an anti-aliasing filter. The filtered input is sampled and held by the S/H block and then made available to remaining part of the completely discrete-time modulator. It should be mentioned that in a switched-capacitor (SC) implementation the S/H block is not required because the switched-capacitor integrators already perform, inherently, the sampling operation.




Fig. 2.12 (a) Discrete-time and (b) continuous-time modulators

The block diagram of a continuous-time modulator is depicted in Fig. 2.12b, using a continuous-time integrator while the rest of the circuit operates in the discrete-time domain. Therefore, the output signal of a continuous-time  $\Sigma\Delta$  is discrete-time. One can notice that, the sampling operation occurs at the output of the loop filter. This node is less sensitive than input of the modulator and, moreover, it is already in a shaping loop of the  $\Sigma\Delta$ . This is because the S/H imperfections and the wideband noise folding do not affect the circuit as much as in the

case of discrete-time  $\Sigma\Delta\text{M}$ . In this architecture the anti-aliasing filter usually is not required because both, sampling and quantization, occur at the same point in the loop [4, ch. 6.6.2]. Since quantization is usually modeled as addition of noise, the sampling can be regarded as addition of aliases. Therefore, the alias signals are usually attenuated by the same amount as the quantization noise.

Continuous-time  $\Sigma\Delta\text{M}$ s allow designers using two to four times larger  $F_S$  and consequently achieve larger signal bandwidth than switched-capacitor discrete-time modulators. In the former ones,  $F_S$  is limited by the quantizer regeneration time and by the update rate of the feedback DAC, while in the latter ones,  $F_S$  is limited by settling requirements of operational amplifier (op-amp) to about 20% of its unity gain frequency [4, p. 206].

Despite of the previously mentioned advantages of the continuous-time  $\Sigma\Delta\text{M}$  architecture, it should be mentioned that the continuous-time signals have to be processed with high linearity and, on the other hand, that the system is sensitive to DAC memory effects [33, p. 297]. Moreover a continuous-time  $\Sigma\Delta\text{M}$  is more sensitive to the clock jitter noise than its discrete-time counterpart. This noise affects mainly the S/H and DAC, blocks working with discrete-time signals (Fig. 2.13a). The jitter noise is not critical for the S/H because, as mentioned before, in continuous-time architecture the errors added by the S/H are attenuated, in band, by the noise shaping. However, in the DAC, the jitter error is introduced at the input of the  $\Sigma\Delta\text{M}$  without any attenuation. Fig. 2.13b shows that in a switched-capacitor implementation, because of the complete settling of the charge in the capacitor, the charge loss caused by jitter is relatively small. In the case of the continuous-time circuit the rate of charge transferred during the whole period is constant. This means that, the charge loss due to jitter is, in this situation, more significant.




Fig. 2.13 Clock jitter effect in CT  $\Sigma\Delta\text{M}$  (a) main error sources (b) DT vs. CT waveforms of feedback DAC

Another important issue is related with the time delay in the response of the quantizer and DAC, which results in a delay in the  $\Sigma\Delta\text{M}$  loop filter response. This delay is called excess-loop-delay and usually it is a fraction of a sampling period, which can introduce additional poles, thus increasing the STF and NTF orders. This often leads to worse performance or even to an unstable behavior of continuous-time  $\Sigma\Delta\text{M}$ s.

Because of these reasons, although continuous-time  $\Sigma\Delta\text{M}$ s can achieve wide signal bandwidth, its linearity and accuracy is often reduced and compromised in comparison with discrete-time modulators.

### 2.3.3. Single-bit and Multi-bit $\Sigma\Delta$

Depending on the number of bits of the quantizer used in the  $\Sigma\Delta$ , one can distinguish between single-bit and multi-bit modulators. Usage of  $B$ -bit quantizer implies that the  $B$ -bit DAC is used in the feedback path of the converter. The examples of quantization characteristics of single- and multi-bit quantizers are illustrated in Fig. 2.14.




Fig. 2.14 Quantization characteristics of (a) single-bit and (b) multi-bit quantizers.

The output signal of the internal DAC is directly fed back into the  $\Sigma\Delta$  input. Its non-linearity can be represented as an error source that adds directly to the input and which cannot be attenuated by the noise shaping loop of modulator. Therefore, the DAC linearity strongly influences the overall linearity of the  $\Sigma\Delta$ , resulting in using single-bit quantizer (comparator) and a corresponding 1-bit DAC, which is inherently linear (there are only two output levels defining a straight line between two points  $\pm V_{ref}$ ) and it does not require neither trimming, calibration nor other precision component matching [30, p. 537]. On the other hand, the gain of the single-bit quantizer cannot be easily determined because it depends on its input signal amplitude as illustrated by the red dashed lines in Fig. 2.14a. When the input signal amplitude decreases, the gain increases and vice versa. This means that, a single-bit  $\Sigma\Delta$  has to remain stable over a wide range of loop gains and that the maximum input signal amplitude is reduced as well as the achievable SNR [4, p. 15].

By using a single-bit  $\Sigma\Delta$  with a large enough OSR, it is possible to achieve a high overall resolution. However, the multi-bit architecture has the advantage of improving the modulator's SNR by 6 dB per each bit added to the quantizer. This means that, by using a multi-bit  $\Sigma\Delta$ , the target performance can be achieved with lower  $F_s$ , which helps to decrease the power consumption of the whole circuit. The gain of the multi-bit quantizer is well defined which can be noticed in Fig. 2.14b. The behavior of a multi-bit  $\Sigma\Delta$  can be quite closely modeled by its linearized model. Consequently, the system stability can be more accurately predicted for the given range of input signals than the stability of a single-bit  $\Sigma\Delta$ . Moreover this architecture reveals less tone problems in 1<sup>st</sup> and 2<sup>nd</sup>-order modulators than single-bit [28].

Although multi-bit architectures theoretically allow improving the performance of the modulator, the DAC nonlinearity problems can cause harmonic distortions and increase baseband noise because of inter-modulation of high frequency noise.

As mentioned before,  $\Sigma\Delta\text{M}$ 's linearity strongly depends on the linearity of the DAC. The components' mismatch in the multi-bit DAC causes, that its input-output characteristic becomes non-linear, which degrades the overall  $\Sigma\Delta\text{M}$  performance. In order to reduce the distortion added by the mismatch errors, dynamic element matching techniques are often used [4, ch. 6.4].

### 2.3.4. Multi Feedback and Multi Feed-Forward $\Sigma\Delta\text{M}$

In order to improve performance of  $\Sigma\Delta\text{M}$ , different circuit architectures can be employed. In [4, ch. 3.4] a few architectures utilizing additional feedbacks and feed-forward paths are presented. The generalized structure of a 2<sup>nd</sup>-order modulator, with arbitrary feed-forward and feedback coefficients, is shown in Fig. 2.15.




Fig. 2.15 General structure of a 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$

One can notice that, the input and the output signals are fed forward and fed back, respectively, to all integrators and quantizer inputs. The general equations for STF(z) and NTF(z) are:

$$\text{STF}(z) = \frac{B(z)}{A(z)}; \quad \text{NTF}(z) = \frac{(1-z^{-1})^2}{A(z)} \quad (2.14)$$

where

$$B(z) = b_1 + b_2 \cdot (1-z^{-1}) + b_3 \cdot (1-z^{-1})^2 \quad (2.15)$$

and

$$A(z) = 1 + (a_1 + a_2 + a_3 - 2) \cdot z^{-1} + (1 - a_2 - 2 \cdot a_3) \cdot z^{-2} + a_3 \cdot z^{-3} \quad (2.16)$$

From the above equations one can observe that the NTF is no longer a simple differentiator. The coefficients  $a$  and  $b$  determine the poles and zeros of the STF, respectively. The feedback coefficient  $a_3$  is rarely used because it increases order of the NTF to 3 but it does not introduce additional in-band NTF zero (it can be useful in case of a continuous-time  $\Sigma\Delta\text{M}$  [4]).

The concept of multiple feed-forward and feedback paths can be applied to higher order  $\Sigma\Delta$ s. It gives the designer more flexibility to improve the performance and enhance stability of a given modulator. This last feature is especially important for orders  $L>2$  of  $\Sigma\Delta$ s, where in case of using a pure differentiating NTF, the stability is conditionally ensured for a limited range of input amplitudes.

In [4, ch. 4.4] a few loop filter architectures are presented, like:

- Cascade of integrators with distributed feedback as well as distributed input coupling;
- Cascade of resonators with distributed feedback;
- Cascade of integrators with distributed feed-forward and input coupling;
- Cascade of resonators with distributed feed-forward and input coupling.

An example of cascade of resonators with distributed feed-forward and input coupling structure is presented in [34]. The 5<sup>th</sup> order 4 bit DT  $\Sigma\Delta$  achieves a peak SNDR of 72 dB in a signal bandwidth of 12.5 MHz. The local feedback loops introduce two additional notches in the NTF( $z$ ). They improve noise shaping by suppressing the quantization noise in the middle and close to the edge of the signal band frequencies.

By using structures with distributed feedbacks and feed-forwards it is possible to improve modulators' SNR by NTF pole and zero optimization and, therefore, enhance overall system stability.

### 2.3.5. Multistage Noise Shaping (MASH) $\Sigma\Delta$

The previously described categories of modulators were single-loop converters. An alternative is a cascade modulator architecture also called MASH  $\Sigma\Delta$ . This type of  $\Sigma\Delta$  is built by cascading lower order modulators as shown in Fig. 2.16.




Fig. 2.16 General MASH  $\Sigma\Delta$  structure

The input signal is quantized by the first modulator resulting in signal  $D_1$ . The second stage then quantizes the quantization error of the first modulator producing  $D_2$ . This scheme can be repeated several times. The digital output signals are then combined in the digital cancellation logic block to cancel the quantization noise from all the modulators except the last one. Large

SNR can be achieved using this scheme. The remaining quantization noise (of the last stage) is shaped by the NTF, whose order equals the sum of the orders of all the low-order modulators. So, in case of a MASH  $\Sigma\Delta$  consisting of two 2<sup>nd</sup>-order modulators, the NTF of the final output signal will be 4<sup>th</sup> order (Fig. 2.17). In this case, the quantization error of the 2<sup>nd</sup> stage is filtered twice. Firstly by the 2<sup>nd</sup>  $\Sigma\Delta$  and secondly by the digital cancellation logic. One can notice that, in the output signal there is no quantization error from the first stage  $\Sigma\Delta$ , which, theoretically, is completely cancelled. The MASH  $\Sigma\Delta$  output contains only 2<sup>nd</sup> stage quantization error. Moreover the input signal of the 2<sup>nd</sup>  $\Sigma\Delta$  is like white noise. This means that, the 2<sup>nd</sup> stage quantization error is very similar to true white noise and the 2<sup>nd</sup> stage does not generate harmonics [4, p. 129].




Fig. 2.17 Example of 4<sup>th</sup> order MASH  $\Sigma\Delta$ .

In a MASH architecture there is the possibility of using a multi-bit quantizer in the 2<sup>nd</sup> stage modulator without using DAC nonlinearity correction since the 2<sup>nd</sup> stage output signal containing the nonlinearity error is multiplied in digital cancellation logic block by NTF of the 1<sup>st</sup> stage, which suppresses this error in the baseband.

MASH structures allow achieving high order noise filtering even using low order modulators. Since the constituting lower order  $\Sigma\Delta$ s are stable, the whole MASH  $\Sigma\Delta$  is stable because there are only forward paths between stages without common feedbacks. This is a clear advantage over high order single-loop  $\Sigma\Delta$ s, whose stability is only conditional.

In single-loop  $\Sigma\Delta$  architectures, the components' mismatch errors can change the coefficients of the STF and of the NTF, but this corresponds only to a small decreases in the SNR of the overall modulator. The reason is because the loop filter gain remains sufficiently large in the signal bandwidth, which results in significant quantization error suppression in this frequency region [4, p. 132]. Therefore, these A/D architectures can be relatively insensitive to mismatch of analog components. MASH architectures, on the other hand, require matching between the analog (defined by the modulator circuits) and the digital (defined by the digital cancellation logic) transfer functions. In this case, integrator leakage and mismatch effects degrades the



accuracy of the cancellation, which results in the appearance of poorly shaped noise from previous (especially from the first) stages in the output spectrum. Moreover, the idle tones performance for MASH  $\Sigma\Delta$ Ms depend on amount of uncanceled noise. It is an important problem especially for continuous-time  $\Sigma\Delta$ Ms, which are more sensitive to components imperfect matching. Therefore, the circuit nonlinearities limit the maximum number of stages of a given MASH modulator. When this limit is reached, no gain in performance can be achieved by adding more stages.

### 2.3.6. Switched-Capacitor, Active-RC and Gm-C Integrators

The basic building block of a  $\Sigma\Delta$ M is the integrator. Fig. 2.18a illustrates a discrete-time forward Euler switched-capacitor integrator. During phase  $\Phi_1$ , the input voltage charges capacitor  $C_1$  and the amplifier (op-amp) output voltage is sampled on capacitor  $C_3$  (Fig. 2.18b). This voltage dramatically changes during  $\Phi_2$  when the slewing and settling processes take place. The presented integrator implements transfer function  $H(z) = z^{-1} / (1 - z^{-1})$ .




Fig. 2.18 A discrete-time switched-capacitor integrator

Fig. 2.19 shows two frequently used continuous-time integrators, active-RC and Gm-C. Both have ideal transfer function  $H(s) = 1 / (s\tau)$ , where  $\tau$ , the time constant is shown for both cases in Fig. 2.19. Because of non-idealities, usually active-RC integrators have better linearity and the Gm-C type can operate at higher frequencies [35].




Fig. 2.19 Continuous-time integrators: (a) Active-RC and (b) Gm-C

In some cases, in order to take advantage of both types of integrators,  $\Sigma\Delta$ Ms use front-end active-RC integrator and Gm-C structures for the remaining integrators, where required linearity is more relaxed [29].

### 2.3.7. Band-pass Modulators

Up to now, it has been assumed that the signal band is located at low frequencies. However, a signal with a given bandwidth can be placed around an intermediate frequency  $f_c$ , called center or notch frequency. In this case a band-pass loop filter has to be used instead of a low-pass, and the modulator is called a band-pass  $\Sigma\Delta$ M. The design and analysis of both types of systems are similar (besides the difference in loop filter structure). The main performance metrics have the same expressions in both cases i.e. SNR, SNDR, DR. Band-pass modulators operate in a similar manner as low-pass  $\Sigma\Delta$ Ms, and they have the same advantages over Nyquist-rate converters. The NTF of band-pass  $\Sigma\Delta$ M is band-stop instead of high-pass. This means that, the quantization noise is suppressed around  $f_c$  instead of around DC as depicted in Fig. 2.20.




Fig. 2.20 Conceptual output power spectral density of (a) low-pass and (b) band-pass modulators.

Fig. 2.21 illustrates an example of the NTF zero-pole locations of the low-pass and band-pass  $\Sigma\Delta$ Ms. For the low-pass case, zeros are located at DC ( $z = 1$ ) and in case of band-pass at the notch frequency e.g. choosing  $f_c = F_s/4$  results in  $z = \pm j$ . This means that, a band-pass  $\Sigma\Delta$ M uses resonators rather than integrators.




Fig. 2.21 Example of pole-zero location of (a) low-pass and (b) band-pass NTFs.

## 2.4. Methods of Reducing Effect of DAC Nonlinearities in Multi-bit $\Sigma\Delta$

As stated before, DAC errors influence directly the input of the modulator. Its nonlinearities introduce distortion appearing at the modulator output signal spectra. Therefore, ideally, the DAC linearity should be equal or better than the overall system linearity. This task is somehow problematic for high resolution modulators (e.g. 16-19 bit  $\Sigma\Delta$ ) and, therefore, some DAC linearization techniques are used, e.g.: dual quantization, dynamic element matching, mismatch shaping algorithms, analog calibration and digital correction.

Dual quantization concept is based on the idea of combining single- and multi-bit quantizers in one modulator. The circuit takes advantage of the inherent linearity of the single-bit quantizer and significantly reduced quantization noise of the multi-bit architecture. Dual quantization is more often used in MASH structures. Usually, the last stage of the MASH modulator has a multi-bit quantizer and the other stages contain single-bit quantizers. In this case, the nonlinearity of last stage does not introduce signal distortion since it has a noise-like input signal. The improved stability of the last stage makes possible using a more aggressive NTF. Proper matching within the circuit allows cancelling the larger error introduced by the stages with single-bit quantizers.

It is also possible to use dual quantization technique in single-loop architectures [4, ch. 6.2]. The example is shown in Fig. 2.22. In this case a multi-bit quantizer and a DAC can be used for the last integrator of the  $\Sigma\Delta$ , while remaining integrators use feedback from single-bit quantizer. The nonlinear distortion introduced by the  $B$ -bit DAC is divided by the transfer functions of the 1<sup>st</sup> and the 2<sup>nd</sup> integrators and, hence, is not significant for high OSRs. The single- and multi-bit outputs can be combined in the digital cancellation logic (DCL) in order to cancel quantization error introduced by single-bit quantizer, leaving only in the  $\Sigma\Delta$  output the one introduced by multi-bit ADC.




Fig. 2.22 Dual quantization in single-loop  $\Sigma\Delta$ .

When either the dual quantization cannot be used or additional DAC linearization is needed, other techniques can be used.

A multi-bit DAC circuit with thermometer coded digital input, containing  $2^B$  output levels, usually uses  $2^B-1$  unit elements (containing e.g. C's, R's or I sources), whose summed output

signals (e.g. charges, currents) result in an analog signal (Fig. 2.23). However, mismatches among the different unit elements result in harmonic distortion and increased noise floor (due to the folding of the high frequency quantization noise into the signal band) present in output signal spectrum. Assuming that for a given  $K$  value of DAC input code, a given  $K$  unit elements are enabled in a non-linear DAC, the mentioned nonlinearities occur. However, by randomly choosing the  $K$  unit elements used each time it is possible to randomize the static nonlinearity of the DAC and convert energy of harmonic spurs into pseudo random noise [4, ch. 6.3]. Nevertheless this randomization process increases in-band noise floor in the output signal spectra.




Fig. 2.23 Parallel unit element DAC with thermometer coded digital input

To deal with this problem, it is possible to utilize other techniques of unit elements' selection in order to achieve mismatch error shaping (move part of the DAC error from low to high frequency range). These dynamic element matching techniques try to drive the average error in each DAC level to zero over time [4, ch. 6.4]. Dynamic element matching of the DAC elements greatly reduces their matching requirements. For example, if the static mismatch within the DAC is the main error source than a mismatch shaping algorithm like data weighted averaging may improve DAC's linearity. An overview of first order shaping data weighted averaging variants is presented in detail in [36].

The dynamic element matching techniques rely on oversampling and noise shaping. In case of a  $\Sigma\Delta$  using low OSR (from 4 to 10) they become less efficient. The different strategy is to acquire the DAC error in a digital form and then perform its correction in the digital domain. The acquisition can be done either at the power-up or in background during the normal modulator operation [4, ch. 6.5]. In [37] the 3<sup>rd</sup>-order, single-loop, continuous-time  $\Sigma\Delta$  with an internal 4-bit quantizer circuit is proposed. The modulator with an OSR of 10 achieves a peak SNDR of 63.5 dB and a peak SFDR of 81 dB over a 25 MHz signal bandwidth while consuming 8 mW. DAC nonlinearities are corrected in the subsequent digital circuit implemented in a field programmable gate array (FPGA) board. The unit element mismatches are digitally estimated, which allows obtaining the required correction factors. Moreover, in order to achieve a low-power operation, all amplifiers are compensated for finite gain-bandwidth product related non-idealities (by modeling them and then tuning circuit coefficients).

The need of dynamic element matching depends on required accuracy of the unit elements, which improves with area. In [38] 3<sup>rd</sup>-order  $\Sigma\Delta\text{M}$  that used a resistive-based DAC with optimized unity value of resistance is presented. The 32 differential 5 bit reference voltages are generated using a single resistive divider. By increasing the area of the unity resistance, an increase of the matching accuracy within DAC is obtained without additional power penalty. Proper resistor sizes and layout of the resistive DAC limit the high-order distortion terms. In this  $\Sigma\Delta\text{M}$  the op-amp sharing between 1<sup>st</sup> and 2<sup>nd</sup> integrators is used to save power. This  $\Sigma\Delta\text{M}$  obtains a peak SFDR of 96dB in a 100 kHz bandwidth without the need of neither digital calibration nor dynamic element matching.

## 2.5. Stability of $\Sigma\Delta\text{Ms}$

A  $\Sigma\Delta\text{M}$ , as any feedback system, is potentially unstable. Nevertheless the 1<sup>st</sup>-order  $\Sigma\Delta\text{M}$  can be considered as almost unconditionally stable. Theoretically, it can recover from any initial conditions and operates properly as long as its input signal amplitude does not exceed the reference voltage fed back into the modulator input [4, ch. 2.7]. The 2<sup>nd</sup>-order modulator is less stable and its allowable input signal range is smaller than in case of a 1<sup>st</sup>-order  $\Sigma\Delta\text{M}$  [4, ch. 3.3.2]. However, it is fairly easy to design it to work in a proper stable state. Therefore, the aforementioned MASH structures often utilize these low order modulators. This is because the stability considerations concern only separated stages, ignoring interconnections between them. It is, therefore, possible to build high order cascade modulator, whose stability is mainly assured by the low order stages.

The single-loop high order modulators are considered conditionally stable. The widely used approximate criterion predicting instability of  $\Sigma\Delta\text{M}$  is the (modified) Lee's criterion [39]. According to this criterion a  $\Sigma\Delta\text{M}$  is likely to be stable if

$$\max |NTF(z)| < 1.5 \quad (2.17)$$

The  $\max |NTF(z)|$  usually corresponds to  $NTF(-1)$ . It should be mentioned that Lee's criterion is neither necessary nor sufficient. This is because more deep analysis of modulator stability has to be performed. If the integrators outputs start to saturate this can lead them to low frequency oscillations and in consequence driving the integrators outputs between the high and low saturation levels. This situation can happen when the quantizer is overloaded, which can be triggered by a large input signal amplitude. In case of multi-bit architectures, its linearized model allows more precise prediction of the allowable range of input signal amplitudes. However, the single-bit  $\Sigma\Delta\text{M}$  contains variable gain block (quantizer), inserted into the loop and the whole system is stable for a limited range of quantizer gains. The quantizer gain is signal dependent and it affects the placement of the  $\Sigma\Delta\text{M}$  close loop poles, causing instability if they leave the unit circle. Fig. 2.24 illustrates a plot of the root locus of an example of a high order active  $\Sigma\Delta\text{M}$ , while the quantizer gain varies [4, ch. 4]. For  $g > g_{\text{crit}}$  all roots are within unit circle and system is stable. However, for  $g < g_{\text{crit}}$ , one pair of roots moves outside of unit circle. The

stability of the system is reduced by decreasing the values of  $g$ , which corresponds to increasing quantizer input signal. The root locus can give a rough idea about the  $\Sigma\Delta$  stability, but more complicated methods can be used to model a single-bit  $\Sigma\Delta$ , like e.g. extension of the quasi-linear model proposed in [40]. Nevertheless, in order to investigate the stability of a given converter, extensive simulations are required for high order  $\Sigma\Delta$ s even for the ones using multi-bit quantizers.




Fig. 2.24 Root locus of the example 5<sup>th</sup>-order  $\Sigma\Delta$ M affected by varying quantizer gain,  $g$ .

Another condition causing oscillations of  $\Sigma\Delta$ M is related with the modulator state variables (usually defined as the integrator output signals). One can define stable and unstable regions of the state variables space. If the initial conditions of the integrators, on power-up, correspond to unstable region, the  $\Sigma\Delta$ M will start to oscillate when the system is switched on. Then the oscillation can be kept (instability) or can be attenuated by the system dynamics leading to stabilization (it is hard to predict which situation will take place). Therefore, in order to bring stability to the modulator the output of integrators can be limited by using limiting elements in parallel with the integrating capacitors. Another possibility is to detect long strings of ones or zeros at the output bit-stream, which are caused by modulator instability and then:

- temporarily reset all or only few last integrators outputs to zero;
- temporarily lower the order of the modulator by changing interconnections in circuit and reset other integrators;
- temporarily eliminate the comparator from the signal path and directly feedback its input signal, turning modulator into stable filter [30, p. 560].

As mentioned before, in order to predict the behavior of  $\Sigma\Delta$ M, Lees's criterion can be used as well as linear modulator models. Nevertheless, extensive simulations are always necessary even in case of multi-bit modulators.

## 2.6. Strategies to Improve Figure of Merit

The value of FoM depends mainly on three parameters: SNDR, signal bandwidth and  $P_C$ . Fig. 2.25 illustrates the theoretical influence  $\Sigma\Delta$ M's order  $L$  and OSR on in-band power noise, which is strongly related to SNDR.




Fig. 2.25 Theoretical in-band noise power vs. OSR [4 ch. 1].

Strategies to improve modulator performance and energy efficiency can be classified as [29]:

- Increasing order of modulator,  $L$ . Fig. 2.25 depicts that theoretically there can be dramatic improvements in the decreasing in-band power noise by using higher order modulators. However, it should be mentioned that the higher the order of a single-loop modulator the more significant stability problems can occur. The alternative can be employing a cascaded  $\Sigma\Delta\text{M}$  topology that allows for higher noise shaping and relaxes the stability issue. Nevertheless, additional integrators lead to higher power consumption of the overall modulator.
- Increasing the OSR. As mentioned before, for each doubling OSR the quantization noise will decrease by  $6L+3$  dB, which means that the effective resolution, improves by  $L+0.5$  bits. Moreover by using higher OSR it is easier to achieve a higher bandwidth. However, increasing the OSR translates into higher power consumption.
- Increasing the number of bits in the quantizer,  $B$ . For each additional bit added to the quantizer the SNR can be improved by 6 dB (1 bit). Nevertheless, in many cases the multi-bit feedback DAC will require the use of techniques for compensating its nonlinearity.
- Decreasing the power consumption,  $P_C$ . All designers tend to decrease the current consumption of their circuits. It is important to identify blocks in which the trade-off between performance and  $P_C$  allows to decrease it (e.g. decreasing gains of amplifiers). Then proper optimization techniques can be used to achieve this aim.

As one can notice there are close relationships between  $\Sigma\Delta\text{M}$ 's performances, power consumption and stability, making modulator's design a trade-off between different factors. The next chapter is focused on state-of-the-art  $\Sigma\Delta\text{M}$  and it gives an insight into currently used methods improving the figure of merit (FoM<sub>w</sub> and FoM<sub>s</sub>).





### 3. LITERATURE REVIEW

This chapter gives a brief overview of the architectures and techniques used in designing recent single-loop and cascaded  $\Sigma\Delta$ Ms. Some methods used to implement more power efficient integrators and quantizers are also presented. Moreover, this chapter describes jitter reduction techniques and it presents design parameters and key performance parameters of selected  $\Sigma\Delta$ Ms that are classified by their adopted architectures. The  $\Sigma\Delta$ Ms mainly are classified according to their architecture as: continuous-time, discrete-time, single-loop, cascaded, single-bit and multi-bit  $\Sigma\Delta$ Ms.

Moreover, a coarse categorization based on the area of application is also used. This coarse categorization, shown in Table 3.1, is defined by low, medium and high bandwidth and low, moderate and high resolution. Examples of specifications of a few standards operating with signal bandwidth from 0.2 MHz up to 20 MHz are presented in Table 3.2.

**Table 3.1 Course  $\Sigma\Delta$ M categorization based on the achieved SNDR and BW.**

BW	Low	Medium	High
	< 5 MHz	5 MHz $\leq$ 20 MHz	> 20 MHz
SNDR	Low	Moderate	High
	< 62 dB (< 10 bit)	62 dB $\leq$ 74 dB (10 bits $\leq$ 12 bits)	> 74 dB (> 12 bits)

**Table 3.2 Specification of standards [41].**

Standard	GSM	BT	UMTS	DVB-H	WiMAX	WLANa	WLANn
BW [MHz]	0.2	0.5	1.96	3.8	10	10	20
SNDR [dB]	80	75	65	55	60	65	50

The constant size reduction of CMOS technologies has resulted in an increase of the transition frequency of CMOS transistors but, on the other hand, it has also resulted in the reduction and variability of the intrinsic gain of these devices [2]. As a consequence, it has become more difficult to design high gain high bandwidth amplifiers with reduced power dissipation. Consequently, the design of ADCs that require such amplifiers, including  $\Sigma\Delta$ Ms, becomes more difficult and challenging.

As stated before, there are several possible choices for implementing a  $\Sigma\Delta$ M architecture [3]. Firstly, continuous-time modulators are becoming more popular than discrete-time modulators

since they can operate at higher clock rates (roughly 2-4 times faster). A popular architecture is the feed-forward topology, which has the advantage of reduced signal amplitude at the output of the integrators allowing reducing the amplifiers gain requirements [6, 42]. For a given distortion requirement i.e. dynamic linearity, the integrators' loop gain can be considerably lower in a feed-forward than in a feedback architecture. The work presented in [6] obtains a peak SNDR of 73.6 dB in an 18 MHz signal bandwidth while consuming 3.9 mW. The circuit from [42] obtains peak a SNDR of 60.6 dB in a 60 MHz signal bandwidth and consumes about 20 mW. These  $\Sigma\Delta$ s [6, 42], using feed-forward paths, achieve moderate resolution over a medium and a high signal bandwidth, respectively. However, the feed-forward topology reveals problems with out-of-band components in the input signal, since it tends to have a magnitude of STF greater than 0 dB in the out-of-band region (SFT peaking), which amplifies out-of-band signals causing possible saturation of the modulator. The solution can be, as described in the next section, using a 0-L MASH topology that offers the advantage of having a flat STF even with a feed-forward loop filter topology.

One can observe that recent  $\Sigma\Delta$  designs trends include higher order loop filters (integrators) [5], digitally assisted DAC correction [6, 7], and reduced number of op-amps [5, 8]. These trends contribute to an improvement of the figures of merit (FoMs) and to the decrease of the ADC active area. The work from [5] presents a 4<sup>th</sup> order  $\Sigma\Delta$  that achieves a peak SNDR of 70 dB in a 10 MHz signal bandwidth, while consuming 2.57 mW and also a 3<sup>rd</sup>-order  $\Sigma\Delta$  that achieves a peak SNDR of 68.8 dB in a 3 MHz signal bandwidth while consuming 1.36 mW. Both structures use higher order loop filters (integrators) relaying on a single op-amp. In [8], a 3<sup>rd</sup>-order  $\Sigma\Delta$  with a single gain stage (CMOS inverter) op-amp is presented. The op-amp is implemented with digitally assisted biasing and a common-mode control. This modulator uses a third-order loop filter (integrator) based on the mentioned single gain stage, which allows reducing the power dissipation. The proposed circuit achieves a peak SNDR of 68.6 dB in a 10 MHz signal bandwidth while consuming 1.82 mW and occupying an active area of only 0.039 mm<sup>2</sup>. As previously mentioned, a DAC digital correction is another popular technique. In the circuit described in [7] all DAC unit element mismatches are digitally estimated at start-up and an analog auxiliary DAC linearization is implemented within a modulator loop filter. This work achieves a peak SNDR of 67.5 dB over a 25 MHz signal bandwidth while consuming 8.5 mW.

The described techniques are suitable for building  $\Sigma\Delta$ s operating with moderate resolutions at low to medium-high signal bandwidths. Moreover, techniques for reducing the number of amplifiers in the modulator also reach lower power consumptions, as described in [5, 8].

### 3.1. MASH Architectures and Unity-STF

In case of high order  $\Sigma\Delta$  modulators, MASH and sturdy MASH (SMASH) [43] structures reveal better stability and allow for more aggressive noise-shaping than their single-loop counterparts.

Therefore, implementations of various MASH-like architectures can be found in recent publications [9-12].

A SMASH architecture reduces the modulator's sensitivity to noise leakage that is usually a drawback of a conventional MASH topology [43]. Fig. 3.1 depicts a general SMASH architecture, where the output signal is obtained from direct subtraction of the outputs of the two stages, without the need of using digital cancellation logic. Consequently the problematic issue of matching analog and digital filtering functions is, somehow, relaxed. The DAC used in the first stage has to handle the summation of the digital outputs of both stages and, hence, its full scale has to be greater than the quantizers. Moreover, this DAC requires a resolution larger than one bit, meaning that dynamic element matching techniques should be used to avoid linearity issues associated to the inherent mismatch errors. Comparing to MASH, the SMASH structure is less sensitive to circuit non-idealities like finite op-amp gain and variations of the modulators' coefficients.




Fig. 3.1 General SMASH structure.

The enhanced version of SMASH named mixed-order SMASH is presented in [43]. In this circuit, instead of using one DAC driven by  $D_{SMASH}$  at the input of the first  $\Sigma\Delta$ , two DACs are used (one for each output signal,  $D_1$  and  $D_2$ ). Hence, the linearity requirements of both DACs and the complexity of the dynamic element matching are relaxed. The mixed-order SMASH structure has, therefore, advantages over the SMASH architecture. Moreover, the first and the second stage quantization noise experience different (thus mixed) orders of noise shaping and, consequently, the accuracy of this modulator is comparable to that of the MASH structure even with the use of low-gain amplifiers. The SMASH modulator, from the same authors, has been presented in [44] and it achieves a peak SNDR of 74 dB in a 0.625 MHz signal bandwidth while consuming 3.3 mW. The circuit, described in [12], utilizes the continuous-time 3-1 SMASH architecture that allows operating in high bandwidth with moderate-high resolution. In the second stage it uses delay-less unity-gain in-band STF<sub>2</sub>. This cascaded 4<sup>th</sup> order  $\Sigma\Delta$  offers

lower out-of-band STF peaking than in case of 4<sup>th</sup> order single-loop  $\Sigma\Delta$ M when the feed-forward loop is used. It achieves a peak SNDR of 74.6 dB in a 50 MHz signal bandwidth while consuming 78 mW.

An interesting concept that can be used in both single-loop and MASH-like modulators is a unity-SFT structure presented in [45]. The concept of unity-STF is depicted in Fig. 3.2. By adding feed-forward paths, the modulator obtains a flat STF = 1, without affecting the NTF. This modification causes that, ideally, the input signal component is cancelled by the feedback path. As a consequence the output swings of the integrators are reduced and the nonlinearities of the integrators do not introduce in-band harmonic distortion to output signal spectrum, because they only process quantization noise. An upgrade of this concept has been proposed in [46]. It eliminates the adder in front of the quantizer, avoids its ‘kick-back’ effect to the input stage and it relaxes timing of the dynamic element matching used in the multi-bit DAC.




Fig. 3.2 Block diagram of  $\Sigma\Delta$ M with unity-STF.

In [41] a SMASH  $\Sigma\Delta$ M architecture using unity-STF in both stages has been employed. These two techniques are used to achieve a larger SNDR than in the case of an original SMASH architecture while relaxing amplifiers’ required gains and the modulator’s sensitivity to device mismatch. It targets at medium bandwidth and moderate resolution applications.

In order to achieve good dynamic performance in single-loop and MASH architectures, high gain amplifiers in the integrators are often required. In the case of large signal bandwidths, together with moderate-high resolutions, these amplifiers become difficult to design and this translates into an increase of the power dissipation of the  $\Sigma\Delta$ Ms. Therefore, one can use multi-stage, multi-path feed-forward amplifiers that are able to achieve high gain at high frequencies with lower power consumption when compared to conventional Miller-compensated multi-stage amplifiers. The feed-forward amplifier can be designed to have high gain in signal bandwidth and low gain for the remaining bandwidth. The continuous-time 0-3 MASH modulator from [9] uses multi-path feed-forward amplifiers together with feed-forward loop filter topology to reduce their gain specifications. It achieves a peak SNDR of 71.4 dB in a 50 MHz signal bandwidth while consuming 235 mW. The 0-L MASH topology with a feed-forward loop style is a special case of a SMASH architecture that provides a flat STF. The examples, presented in this section, show that MASH-like  $\Sigma\Delta$ Ms are suitable for medium-high bandwidth, moderate-high resolution applications.

### 3.2. Integrator Circuits

By using digital circuits in critical building blocks of a  $\Sigma\Delta$  one can take advantage from the technology downscaling and progressive reduction of supply voltage. Consequently it is possible to further decrease the power consumption of the circuits.

In [47, 48], a 3<sup>rd</sup> order discrete-time  $\Sigma\Delta$  using class-C inverters is presented. The class-C inverters replace the operational transconductance amplifier (OTA), a block that can consume significant amount of the overall power of the A/D conversion system. The switched-capacitor integrator relying on class-C inverters is depicted in Fig. 3.3. When the supply voltage is chosen to be lower or equal to the sum of the threshold voltage of PMOS and NMOS transistors ( $V_{DD} \leq |V_{TN}| + |V_{TP}|$ ), the inverter behaves as a class-C amplifier. It has lower power consumption and higher slew rate comparing to a traditional single-stage OTA. Capacitors  $C_S$  sample the input voltage which is, in the opposite phase, transferred to  $C_1$ . The auto-zeroing (when the inverter works in a unity gain configuration) allows cancellation of the unknown inverter offset voltage (sampled by  $C_C$  in  $\Phi_1$ ) and forming a virtual ground node  $V_G$ . The common-mode feedback capacitors  $C_M$  are discharged to the signal ground level during  $\Phi_1$  and form a common-mode voltage detector at  $\Phi_2$ . A pseudo-differential integrator reduces nonlinearities and improves noise immunity. The  $\Sigma\Delta$  described in [47, 48] has been designed to work in the audio bandwidth (20 kHz). It achieves 81 dB peak SNDR and consumes 36  $\mu$ W operating with supply voltage of 0.7 V.




Fig. 3.3 Pseudo-differential SC integrator using class-C inverters [47, 48].

Another  $\Sigma\Delta$  using inverter based integrator has been presented in [49] where the OTA is

constructed with inverter unit cells. An example of a fully differential switched-capacitor  $\Sigma\Delta$  where the OTAs have been replaced by comparators is proposed in [50]. These ADCs [49, 50] work with very low signal bandwidth and achieve moderate resolution. In [8], a 3<sup>rd</sup>-order  $\Sigma\Delta$  is described and it uses only a single gain stage CMOS inverter op-amp to save power. It processes medium signal bandwidth achieving moderate resolution. It reaches a peak SNDR of 68.6 dB in a 10 MHz signal bandwidth while consuming 1.82 mW and occupying a small active area of 0.039 mm<sup>2</sup>.

Inverter-based integrators allow reducing  $\Sigma\Delta$ 's power consumption. The presented examples have demonstrated that they are able of achieving high resolutions in low signal bandwidths or moderate resolutions in medium signal bandwidths.


Generally, most of the loop filters in continuous-time or discrete-time realizations of  $\Sigma\Delta$ s are built using the architectures previously discussed in Chapter 2.3.6. The amplifiers of active integrators provide higher close-loop gain, reducing input-referred noise. On the other hand, even with the use of the techniques described previously, their power consumption is still a significant part of the total circuit power consumption and with the reducing supply voltage their design becomes more complicated. One possibility to deal with the problem of designing high gain amplifiers is to select passive or quasi-passive  $\Sigma\Delta$  architectures, where the processing gain of the comparator is used in the feedback loop of the modulator's filter, thus it becomes possible to eliminate the OTAs from the circuit [13]. Passive integrators provide signal attenuation and, therefore, are more sensitive to noise coupling than active integrators that use amplifiers. On the other hand, passive  $\Sigma\Delta$ s are simpler (have less hardware complexity) compared to their active counterparts, do not suffer from the nonlinearities of active elements and allow the possibility of significant power reduction.

It is possible to use a passive switched-capacitor circuits to implement the loop filter of the  $\Sigma\Delta$  such as the modulators described in [13], [17] and [15]. These circuits use first order  $RC$  circuits where the resistor is replaced by a switched-capacitor branch. The basic switched-capacitor low-pass filter is shown in Fig. 3.4. The transfer function of this circuit is given by [15]:

$$H(z) = \frac{\frac{C_R}{C_R + C_1}}{z - \frac{C_1}{C_R + C_1}} = \frac{\alpha}{z - \beta} ; \quad \beta = 1 - \alpha \quad (3.1)$$

where  $C_R$  is the capacitor implementing the resistor in the  $RC$  circuit and  $C_1$  is the capacitor of the  $RC$  circuit. Equation (3.1) represents discrete-time low-pass filter with unity DC gain and attenuation at higher frequencies that is defined by factor  $\alpha$ . This equation shows that the switched-capacitor circuit from Fig. 3.4 behaves as a discrete-time integrator with losses.

$$H_{\max} = |H(z=1)| = \left| \frac{\alpha}{1-\beta} \right| = 1; \quad H_{\min} = |H(z=-1)| = \left| \frac{\alpha}{1+\beta} \right| \approx \frac{\alpha}{2-\alpha} \quad (3.2)$$



**Fig. 3.4 Basic switched-capacitor low-pass filter.**

In order to increase the ratio between the  $H_{\max}$  and  $H_{\min}$  the gain of the circuit ( $\alpha$ ) should be reduced. By using a small  $\alpha$  value (by making  $C_1$  larger than  $C_R$ ), the pole of the circuit is moved closer to the unity circle (by making  $\beta$  closer to 1). The  $\Sigma\Delta\text{M}$  from [13] operates in signal bandwidth of 20 kHz and achieves 77 dB SNDR while consuming 230  $\mu\text{W}$ . The circuit in [15] achieves a peak SNDR of 56 dB in bandwidth of 10 MHz and it consumes 5.5 mW.

A 2<sup>nd</sup>-order continuous-time modulator is described in [18]. It utilizes an RLC filter as a replacement of an active integrator, so the sampling frequency is not limited by the op-amp of the integrator. The consequences of using only passive loop filter are the very small signal amplitudes at the outputs of the integrators, resulting in a small amplitude available at the input of comparator, which can require one or more pre-amplification blocks.

Although passive integrators do not provide any gain it is possible to use a voltage set-up switched-capacitor circuit to introduce some extra gain into the passive integrator [13, 14]. In the 2<sup>nd</sup>-order passive  $\Sigma\Delta\text{M}$ , described in [14], the second integrator embeds a 5-stage ( $N = 5$ ) switched-capacitor gain boosting in order to alleviate the strong attenuation of the passive integrator. The 5-stage gain-boost integrator ideally provides gain with magnitude of 5. However, due to parasitic capacitances of the switches the real gain has a magnitude of only 3.25. The integrators of this  $\Sigma\Delta\text{M}$  are depicted in Fig. 3.5. It shows the simple low-pass filter integrator and the  $N$ -stage ( $N = 2$ , for simplicity) gain-boost passive integrator. Their ideal transfer functions and the -3 dB bandwidths are respectively given by [14]:

$$H(z) = \frac{z^{-1}}{1 + \frac{C}{C_S} - \frac{C}{C_S} \cdot z^{-1}}; \quad f_{-3dB} = \frac{f_s}{2 \cdot \pi \cdot \left(1 + \frac{C}{C_S}\right)} \quad (3.3)$$

$$H_{N \text{ stages}}(z) = \frac{z^{-1}}{\frac{1}{N} + \frac{C}{C_S} - \frac{C}{C_S} \cdot z^{-1}}; \quad f_{-3dB \ N \text{ stages}} = \frac{f_s}{2 \cdot \pi \cdot \left(1 + N \cdot \frac{C}{C_S}\right)}. \quad (3.4)$$




Fig. 3.5 Simple low-pass filter (a) and gain-boost filter,  $N=2$  for simplicity (b).

A possible alternative is to use a mixed active-passive topology. The study and comparison of following structures of  $\Sigma\Delta$ Ms: active-active ( $\Sigma\Delta$ M<sub>AA</sub>), active-passive ( $\Sigma\Delta$ M<sub>AP</sub>) and passive-passive ( $\Sigma\Delta$ M<sub>PP</sub>) is presented in [14]. Using active integrators improves the modulator's SNDR but it also increases the total power consumption. Designed for a 500 Hz signal bandwidth, the  $\Sigma\Delta$ M<sub>AA</sub>,  $\Sigma\Delta$ M<sub>AP</sub>, and  $\Sigma\Delta$ M<sub>PP</sub> achieve 76 dB, 70 dB and 67 dB peak SNDRs, while consuming 2.1  $\mu$ W, 1.27  $\mu$ W, and 0.92  $\mu$ W, respectively, from a 0.9 V supply.

The passive-active topology has been also used in the  $\Sigma\Delta$ M proposed in [15], where one active Gm-C integrator separates two passive integrators avoiding a loading effect between passive filters and, simultaneously, providing additional gain suppressing thermal noise. In [19] a passive RC stage is followed by an active Gm-C stage to achieve 2<sup>nd</sup>-order noise filtering. Jitter sensitivity is addressed by utilizing finite impulse response filters in the feedback. In [20] a 5<sup>th</sup> order single-bit continuous-time  $\Sigma\Delta$ M with an active-passive loop filter is described. The first two stages of the loop filter are active-RC integrators. Passive filters are placed in the third and fifth stages of the loop filter to mitigate their noise contribution. In this way, the power consumption is reduced and the loading effect of the passive integrators is mitigated. The passive filter from [20], illustrated in Fig. 3.6, is a lossy integrator with a single pole and zero. Due to the fact that DC gain is one, the output noise of the passive filter is directly referred to the input. The transfer function of this integrator is shown in (3.5). This  $\Sigma\Delta$ M achieves a peak SNDR of 60.26 dB for a 2 MHz bandwidth, while consuming 9 mW.

$$H(s) = \frac{1 + s \cdot (R_2 \cdot C_1)}{1 + s \cdot (R_1 + R_2) \cdot C_1} \quad (3.5)$$




Fig. 3.6 Passive filter circuit

In [16], a 3<sup>rd</sup>-order 1-bit continuous-time  $\Sigma\Delta$ M employing passive RC integrators is described. This structure uses a single feedback path and the stability in the loop is obtained because its 2<sup>nd</sup> and 3<sup>rd</sup> integrators (that are similar to Fig. 3.6) implement zeros (through the series resistor  $R_2$ ).



These two resistors, also allow the 2<sup>nd</sup> and 3<sup>rd</sup> integrators to implement feed-forward paths since, at high frequencies, they work as a “resistor divider”. Additionally, two differential pair gain blocks are incorporated in the loop filter between adjacent integrators to avoid loading effect of the following stage and to provide extra gain for the loop filter (~15 dB). This  $\Sigma\Delta$  achieves FoM of 27.5 fJ/conv.-step and a peak SNDR of 69.1 dB for a 2 MHz bandwidth, while working with 0.7 V supply and consuming 256 uW. This work proves that structures with passive integrators are able to achieve a very high energy efficiency.

The passive  $\Sigma\Delta$ s presented in this section achieve moderate-high resolution when operating at low signal bandwidths, and low resolution in case of operating at medium bandwidths. The gain achieved with gain-boost integrator, ideally can help to alleviate the issue of strong attenuation of the passive integrator. However, in practice, this gain is lowered by the parasitic capacitances. Moreover, the need of using additional switches in the signal path may add additional in-band harmonic distortion to output signal spectrum. One advantage of the passive structures is that they allow decreasing the power dissipation of the  $\Sigma\Delta$ s and also allow the possibility of reducing supply voltage beyond the nominal values.

### 3.3. Multi-bit Quantizers

Flash ADC quantizers are used very often [9, 37, 51] in multi-bit  $\Sigma\Delta$ s. They can be made of resistive ladder, bank of comparators and some logic circuitry. The number of comparators in a flash ADC increases exponentially with the number of bits, which contributes to high power consumption and large increase of circuit area. In order to decrease the number of comparators, in [52] a tracking quantizer composed of three comparators with interpolation is used instead of a 4-bit flash ADC. In this quantizer the set of three comparators is followed by logic and by an up/down counter. The counter changes its value depending on the outputs of the comparators and it adjusts the comparators’ reference voltages (provided by the R-string ladder). The quantizer output signal is obtained by combining the counter output and the comparators output signals. The main advantage of this tracking ADC is its lower power consumption (~20 % of the total power of a 4-bit flash ADC) and the reduced number of comparators. This  $\Sigma\Delta$  achieves a peak SNDR of 70 dB in a 2 MHz signal bandwidth while consuming 3 mW.

The work reported in [6] presents a  $\Sigma\Delta$  using highly digital quantizer based on a fully dynamic flash architecture with the number of comparators reduced by half. This work uses comparators with fixed references and additionally, an input tracking mechanism is used to select only those comparators that are in the input tracking range, meaning that the others will stay in reset mode and, therefore, will not consume power. This design has 9 comparators, and only 4 of them are activated in each cycle to track the high-frequency input signal. This  $\Sigma\Delta$  uses a feed-forward loop filter, a digitally assisted DAC correction and the referred quantizer. As presented in the beginning of this chapter, this  $\Sigma\Delta$  achieves a peak SNDR of 73.6 dB in an 18 MHz signal bandwidth while consuming 3.9 mW.

The dynamic range of the above mentioned quantizers becomes limited with low supply voltage due to the comparators' offset and hysteresis. This issue can be alleviated by using voltage-controlled oscillator (VCO) or pulse-width modulation (PWM) based quantizers.

A VCO-based quantizer translates amplitude-based information into a time-based by use of voltage-to-frequency conversion and, additionally, it provides inherent 1<sup>st</sup>-order noise shaping. Nevertheless, a VCO has a nonlinear voltage to frequency conversion function, which limits the modulator's SNDR. In [53] the VCO-based quantizer provides 1<sup>st</sup>-order noise-shaping and its direct connection to the internal DACs of the  $\Sigma\Delta$ M provides implicit dynamic element matching of the DAC elements. The order of the loop filter is selected by the desired suppression of VCO nonlinearity (due to large signal swing at the VCO's input) rather than the quantization error. This  $\Sigma\Delta$ M achieves a peak SNDR of 72 dB in a signal bandwidth of 10 MHz, while consuming 40 mW.

The modulator from [54] uses the VCO's output phase rather than the output frequency. It helps alleviating the VCO's nonlinearity and allows reducing the signal distortion that limits the performance of VCO-based  $\Sigma\Delta$ Ms. In this case, the VCO's input swing spans only over a small range of the nonlinear tuning curve. It relaxes the requirement of the loop filter's order. However, the  $\Sigma\Delta$ M with the VCO using output phase loses the dynamic element matching property, meaning that it has to be explicitly added to the circuit. The dynamic element matching can consume a significant amount of power especially at very high sampling rates. The  $\Sigma\Delta$ M from [54] achieves a peak SNDR of 78 dB in a signal bandwidth of 20 MHz, while consuming 87 mW.

The  $\Sigma\Delta$ M described in [55] combines the advantages of both frequency and phase quantization. It processes the VCO output in separated phase and frequency paths that are summed and applied to the feedback DAC. This architecture is not susceptible to VCO non-linearity, thus it relaxes the loop filter requirement and contains implicit dynamic element matching. This  $\Sigma\Delta$ M achieves a peak SNDR of 71.5 dB in a signal bandwidth of 50 MHz, while consuming 54 mW.

Another approach is proposed in [56]. A continuous-time  $\Sigma\Delta$ M with residue-cancelling VCO-based quantizer. Its block diagram is shown in Fig. 3.7. It uses two quantizers: 4 bit flash ADC<sub>F</sub> and 30-level noise shaping VCO quantizer (VCO<sub>Q</sub>). The former one coarsely quantizes the loop filter output, while the latter processes the residue signal, which is the quantization error of the ADC<sub>F</sub>,  $E_{Q1}$ . Consequently the nonlinearity of the VCO<sub>Q</sub> does not introduce harmonic tones. In order to cancel out  $E_{Q1}$  and leave only shaped the quantization error of VCO<sub>Q</sub>,  $E_{Q2}$ , in the  $\Sigma\Delta$ M output, the digital filter,  $H_M(z)$ , filtering ADC<sub>F</sub> output is used. Since the first quantizer is the flash the ADC<sub>F</sub>, the DAC that requires dynamic element matching that is placed after the ADC<sub>F</sub> output. This  $\Sigma\Delta$ M achieves a peak SNDR of 78 dB with a sampling frequency of 600 MHz and a 10 MHz bandwidth, while consuming 16 mW.




Fig. 3.7 Block diagram of the VCO-based  $\Sigma\Delta\text{M}$  from [56].

An example of a VCO-based reconfigurable continuous-time  $\Sigma\Delta\text{M}$  is described in [57]. It is mainly digital-based and it does not contain analog integrators, feedback DACs, comparators, or reference voltages. A 1<sup>st</sup>-order  $\Sigma\Delta\text{M}$  is based on a voltage-controlled ring oscillator preceded by a phase decoder and digital differentiator with transfer function of  $(1-z^{-1})$ . The system utilizes digital background calibration and self-cancelling dither techniques and achieves a peak SNDR of 67–78 dB for a signal bandwidth of 3.9–18 MHz and a sampling frequency of 0.5–1.15 GHz while consuming from 8–17 mW. This  $\Sigma\Delta\text{M}$ , implemented in a 65 nm CMOS technology, is mainly digital-based and, therefore, it should scale well for deeper CMOS technology nodes. The second generation of this circuit, implemented in the same technology, is presented in [58] where the SNDR spans over 70–75 dB, the bandwidth spans 5–37.5 MHz while consuming from 11.5–39 mW.

Another circuit allowing exchanging amplitude resolution for time resolution is the pulse-width modulation (PWM)-based quantizer presented in Fig. 3.8a [59]. In this case, the output of the loop filter is converted to pulse  $p(t)$  with a given width. During each clock period (divided into few time steps,  $T_Q$ ), a pulse with discrete levels of width is used to represent the sample (Fig. 3.8b) instead of the usual discrete levels of amplitude (divided into voltage steps,  $V_Q$ ) (Fig. 3.8c). The time-to-digital converter generates digital codes that are discrete representations of the edges of the  $p(t)$  signal, and it also generates a ‘time-quantized’ feedback pulse signal  $p_q(t)$  that corresponds to the output code, which is then fed back to the loop filter. The quantization error of the time-to-digital converter and the nonlinearity error of the PWM are shaped by the loop filter. The  $\Sigma\Delta\text{M}$  from [59] achieves a peak SNDR of 60 dB in a 20 MHz signal bandwidth while consuming 10.5 mW.




Fig. 3.8 (a) PWM-based quantizer [59] (b) discrete levels of pulse width (c) discrete levels of amplitude.

As stated before,  $\Sigma\Delta$ Ms widely use multi-bit quantizers because they allow improving the modulator's performance (theoretically the SNR increases 6 dB per each bit added to the quantizer). This section presented examples of multi-bit  $\Sigma\Delta$ Ms achieving moderate resolutions in low-to-high signal bandwidths and in the case of using VCO-based quantizers, high resolutions in medium signal bandwidths.

### 3.4. Jitter Reduction Techniques

In a continuous-time modulator architecture jitter is a critical issue to be taken into account. In this section three common jitter reduction methods are briefly described.

A straightforward method relies on using multi-bit structure. The jitter contribution is proportional to the DAC step height. The more bits are used the shorter step height and better resolution of the ADC. Hence, the jitter requirements become more relaxed. The drawback of this solution is the quantizer power consumption that increases for every additional bit together with the need of using dynamic element matching techniques to reduce the distortion from the multi-bit DAC.

The second method is based on replacing the current-mode DAC (current-steering) by a switched-capacitor based DAC. A current-mode DAC output is a constant current pulse, with a width determined by the clock signal. In the case of jitter error, any variations in the duration of the current pulse translate into an error in the amount of charge transferred to the integrator, resulting in added noise to the  $\Sigma\Delta$ M. A switched-capacitor based DAC generates a current spike appearing at the beginning of the clock phase, when the most of the charge is transferred into the integrator. Hence, the  $\Sigma\Delta$ M becomes much less sensitive to clock jitter. The concept of switched-capacitor feedback DAC is used for example in [60] and [61].

Another method of jitter reduction relies on applying a bit-stream of a single-bit quantizer into a finite impulse response (FIR) filter preceding a DAC. In this case the DAC contain  $N$  cells and its response pulse is widened over  $N$  periods, averaging the jitter contribution. A modulator using this method is still a single-bit architecture and, hence, no linearization techniques are required. The drawback of this solution is the increased loop-delay, which has to be taken into

consideration in order not to lower the system stability. The concept of a FIR filter preceding a multi-bit DAC is used and can be found for example in [62-64].

### 3.5. Summary

Table 3.3 and Table 3.4 summarize the performance parameters of the recent single-loop discrete-time and continuous-time  $\Sigma\Delta$ Ms, respectively. These modulators are also categorized by their quantizer type. Table 3.5 presents the recent cascade  $\Sigma\Delta$ Ms distinguishing between discrete-time and continuous-time architectures. The main criterion for choosing these  $\Sigma\Delta$ Ms is their low FoM<sub>w</sub> among similar recently published modulators. In all cases the parameters and performance of each modulator are summarized by:

- Minimum channel length of the transistors in the technology process;
- Area occupied by the circuit on the chip;
- Signal-to-noise-plus-distortion ratio (SNDR) achieved by the  $\Sigma\Delta$ M;
- Dynamic range (DR) achieved by the  $\Sigma\Delta$ M;
- Power consumption,  $P_C$  of the circuit;
- Sampling frequency,  $F_S$  of the modulator;
- Modulator's bandwidth;
- Figure of merit FoM<sub>w</sub>, defined in Chapter 2.2;
- Figure of merit FoM<sub>s</sub>, defined in Chapter 2.2.

Fig. 3.9 and Fig. 3.10 depict the graphs: FoM<sub>w</sub> versus 2·bandwidth (2·BW) and SNDR versus 2·bandwidth (2·BW), respectively, of the data listed in tables  $\Sigma\Delta$ Ms. From the literature review analyzed and presented in this chapter, the following observations can be made [3, 29]:

- Continuous-time architectures became more popular than the discrete-time. The majority of recent  $\Sigma\Delta$ Ms are built with use of continuous-time architectures. One can notice that, the trend in designing  $\Sigma\Delta$ Ms is to extend the covered range of specifications, by increasing the bandwidth. Continuous-time  $\Sigma\Delta$ Ms can work with roughly 2-to-4 times higher clock rates than discrete-time  $\Sigma\Delta$ Ms. Therefore, they are able to operate at higher signal bandwidths [65, 66] achieving in most cases moderate resolutions.
- The recent designs use the following techniques: feed-forward loop filter topology, higher order loop filters (integrators), reduced number of op-amps, digitally assisted DAC correction, multi-stage, multi-path feed-forward amplifiers.

Single-loop architectures are used more often than cascaded ones. Nevertheless, recent works presented  $\Sigma\Delta$ Ms achieving moderate resolutions in high signal bandwidths [9, 12].

Most of the  $\Sigma\Delta$ Ms targeting wide-band applications use multi-bit quantizers with

dynamic element matching or digital correction techniques in order to reduce the effect of DACs' nonlinearity. Nevertheless, recent works show  $\Sigma\Delta$ Ms using single-bit FIR filters preceding multi-bit DACs operating at high sample rates [67].

The referred techniques and their combinations are used in order to increase resolution and power efficiency of modulators.

- The passive or passive-active loop filter architectures can be used in order to design  $\Sigma\Delta$ Ms with higher power efficiency and moderate resolutions.




Fig. 3.9 The graph FoM<sub>w</sub> vs. 2·BW of the state-of-the-art  $\Sigma\Delta$ Ms.




Fig. 3.10 The graph SNDR vs. 2·BW of the state-of-the-art  $\Sigma\Delta$ Ms.

Table 3.3 State-of-the-art single-loop low-pass discrete-time  $\Sigma\Delta$ Ms.

Single-bit quantizer									
Ref	Tech. [ $\mu\text{m}$ ]	Area [ $\text{mm}^2$ ]	SNDR [dB]	DR [dB]	$P_C$ [mW]	$F_S$ [MHz]	BW [MHz]	FoM <sub>w</sub> [fJ/conv-step]	FoM <sub>s</sub> [dB]
[47]	0.18	0.715	81.0	85.0	0.036	4	0.02	98.1	172.4
[68]	0.18	0.44	78.2	79.3	2.9	50	1.04	209.5	164.8
[69]	0.13	0.602	75.0	88.0	7.4	64	0.5	1610	166.3
[70]	0.13	0.338	61.0	64.0	0.0075	1.4	0.01	409.0	155.2
[71]	0.045	0.04	56.3	59.6	9	1500	15	562.1	151.8
Multi-bit quantizer									
Ref	Tech. [ $\mu\text{m}$ ]	Area [ $\text{mm}^2$ ]	SNDR [dB]	DR [dB]	$P_C$ [mW]	$F_S$ [MHz]	BW [MHz]	FoM <sub>w</sub> [fJ/conv-step]	FoM <sub>s</sub> [dB]
[38]	0.18	0.492	84.0	88.0	0.14	3.2	0.1	54.0	176.5
[72]	0.18	2.32	78.0	86.0	5.1	144	2.2	178.5	172.3
[73]	0.09	0.26	63.0	66.0	1.2	38.4	1.94	267.9	158.1
[74]	0.18	3.67	81.0	83.0	15	60	2.5	327.1	165.2
	0.18	3.67	79.0	81.0	28	100	4.17	461.3	162.7
[75]	0.18	2.16	95.0	100.0	0.87	5	0.025	378.5	174.6
[76]	0.18	1.1	76.0	85.0	5.4	132	1.1	476.0	168.1
[77]	0.18	3.75	75.4	76.0	36	80	5	748.1	157.4
[34]	0.18	0.95	72.0	84.0	200	200	12.5	2458.9	162.0

Table 3.4 State-of-the-art single-loop low-pass continuous-time  $\Sigma\Delta$ Ms.

Single-bit quantizer									
Ref	Tech. [ $\mu\text{m}$ ]	Area [ $\text{mm}^2$ ]	SNDR [dB]	DR [dB]	$P_C$ [mW]	$F_S$ [MHz]	BW [MHz]	FoM <sub>w</sub> [fJ/conv-step]	FoM <sub>s</sub> [dB]
[62]	0.09	0.12	70.9	83.0	15	3600	36	72.8	176.8
[78]	0.18	0.55	83.0	83.0	4.1	76.8	1.23	144.4	167.8
[42]	0.045	0.49	60.6	61.5	20	6000	60	190.4	156.3
[64]	0.18	0.2	77.0	77.3	6	281.6	1.1	470.8	159.9
[60]	0.065	0.71	73.3	79.0	8.55	124.8	1.95	580.2	162.6
[79]	0.18	0.14	59.0	89.0	2	64	1	1373.1	176.0
[16]	0.065	0.013	69.1	76.2	0.256	320	2	27.5	175.1
[67]	0.016	0.0194	66.9	67.8	5.25	2400	40	36.3	166.6
	0.016	0.0194	67.7	68.2	4.3	1800	30	36.1	166.6
	0.016	0.0194	69.4	70	3.24	1200	20	33.6	167.9
	0.016	0.0194	67.4	68.7	1.94	600	10	50.6	165.8
[8]	0.065	0.039	68.6	71.2	1820	650	10	41.4	138.6

Multi-bit quantizer									
Ref.	Tech. [ $\mu\text{m}$ ]	AREA [ $\text{mm}^2$ ]	SNDR [dB]	DR [dB]	$P_C$ [mW]	$F_S$ [MHz]	BW [MHz]	FoM <sub>w</sub> [fJ/conv-step]	FoM <sub>s</sub> [dB]
[5]	0.04	0.051	70.0	70.6	2.57	300	10	50	165.9
[80]	0.18	0.72	90.8	93.5	0.09	3.072	0.024	66.2	177.8
[51]	0.09	0.23	67.5	72.0	8.5	500	25	87.7	166.7
[63]	0.04	0.085	78.0	83.0	2.8	245.76	1.92	112.3	171.4
[81]	0.13	1.2	74.0	76.0	20	640	20	122.1	166.0
[56]	0.09	0.36	78.0	79.1	16	600	10	123.2	167.1
[37]	0.09	0.15	63.5	70.0	8	500	25	130.9	164.9
[82]	0.065	0.084	79.1	80.0	4.52	128	2	153.9	166.5
[83]	0.065	0.08	61.0	63.0	7	2560	20	190.9	157.6
[84]	0.11	0.32	62.5	70.2	5.32	300	10	244.1	162.9
[57]	0.065	0.07	67.0	70.0	17	1152	18	258.1	160.2
	0.065	0.07	72.0	76.0	17	1152	9	290.3	163.2
	0.065	0.07	77.8	80.0	17	1152	4.5	297.7	164.2
	0.065	0.07	71.0	71.5	8	500	3.91	353.1	158.4
[6]	0.028	0.08	73.6	78.1	3.9	640	18	27.7	174.7
[85]	0.09	0.12	67.2	69.3	4.3	300	8.5	135.1	162.3
[86]	0.02	0.1	67.5	73	23	2814	80	74.2	168.4
[87]	0.13	1.3	71.9	80	13.7	185	10	213.0	168.6

Table 3.5 State-of-the-art cascade low-pass  $\Sigma\Delta\text{Ms}$ .

Discrete-time implementation									
Ref.	Tech. [ $\mu\text{m}$ ]	AREA [ $\text{mm}^2$ ]	SNDR [dB]	DR [dB]	$P_C$ [mW]	$F_S$ [MHz]	BW [MHz]	FoM <sub>w</sub> [fJ/conv-step]	FoM <sub>s</sub> [dB]
[88]	0.09	1	70.0	72.0	27.9	420	20	269.9	160.6
[44]	0.18	1.92	74.6	76.9	3.2	20	0.625	583.3	159.8
[89]	0.032	0.13	63.0	66.0	28	400	20	606.4	154.5
[90]	0.13	0.2	64.0	70.0	4.3	38.4	1.92	864.6	156.5
[91]	0.13	0.4	63.0	67.0	20.5	240	10	888.0	153.9
[92]	0.09	0.4	61.0	66.0	2.1	40	1	1145.2	152.8
	0.09	0.4	72.0	78.0	2.1	40	0.2	1613.6	157.8
	0.09	0.4	51.0	58.0	2.1	40	2	1811.0	147.8
[93]	0.09	0.076	65.0	66.0	6.83	320	2	1175.0	150.7
[94]	0.09	1.3	63.0	67.0	78	327.68	20.5	1649.8	151.2
[10]	0.065	0.28	67.0	67.0	46	240	15	838.1	152.1



<b>Continuous-time implementation</b>									
<b>Ref.</b>	<b>Tech.</b> [ $\mu\text{m}$ ]	<b>AREA</b> [ $\text{mm}^2$ ]	<b>SNDR</b> [dB]	<b>DR</b> [dB]	<b>P<sub>C</sub></b> [mW]	<b>F<sub>S</sub></b> [MHz]	<b>BW</b> [MHz]	<b>FoM<sub>w</sub></b> [fJ/conv-step]	<b>FoM<sub>s</sub></b> [dB]
[11]	0.065	0.17	61.0	70.0	10.5	208	10	572.6	159.8
	0.065	0.17	55.0	61.0	10.5	208	14.9	769.1	152.5
[95]	0.18	2.1	57.0	67.0	216	160	20	9335.1	146.7
	0.18	1.7	57.0	67.0	122	160	10	10545.2	146.1
[12]	0.028	0.34	74.6	85.0	78	1800	50	177.7	173.1
[9]	0.028	0.9	72.6	90	235	3200	45	749.0	172.8
	0.028	0.9	71.4	88	235	3200	53.3	726.0	171.6



## 4. PASSIVE SIGMA-DELTA MODULATORS

The power dissipation of  $\Sigma\Delta$ Ms can be reduced by selecting passive or mixed active-passive architectures, in which the processing gain of comparator is used in the feedback loop of the  $\Sigma\Delta$ M's filter [14]. This allows reducing the number of amplifiers and their corresponding gain. This solution is very appealing for deep nanometer CMOS technologies, because a comparator can achieve large gain through positive feedback, which improves with faster transistors and does not require a complicated compensation scheme.

This chapter compares active and passive  $\Sigma\Delta$ Ms and it describes a method of estimating the gain of a single-bit quantizer. Then, discrete-time and continuous-time implementations of passive integrators are presented and their thermal and jitter noise analyzes are presented. In the last section, a general design methodology for  $\Sigma\Delta$ Ms based on genetic algorithm is presented.

### 4.1. Active vs. Passive $\Sigma\Delta$ M

The main difference between passive and active  $\Sigma\Delta$ Ms is distribution of the loop gain. While in active  $\Sigma\Delta$ M it is distributed among all the integrators, in passive  $\Sigma\Delta$ M it is mainly concentrated in the quantizer. Because passive integrators can only attenuate, the signal amplitude at the input of the quantizer is significantly reduced. Therefore, a single-bit quantizer (comparator) is commonly used in passive modulators instead of multi-bit quantizer. This means, the processing gain of the comparator gain is larger than one because its output amplitude is close to  $V_{DD}$ . In an active structure the comparator has a processing gain close to one.

A basic building block in a  $\Sigma\Delta$ M is an integrator,  $H$ , which can be mathematically represented in ideal form as  $z^{-1}/(1-z^{-1})$  or  $k/s$ , respectively in discrete-time and continuous-time domains. These transfer functions at DC become  $\infty$ , providing complete cancellation of the quantization noise for a DC signal. For simplicity, in further analysis, discrete-time integrators are considered. The ideal integrator is not feasible and, in reality, the transfer function of an active integrator is typically given by:

$$H_A = \frac{z^{-1}}{1 - \beta_A \cdot z^{-1}}; \quad \beta_A = 1 - \alpha_A; \quad \alpha_A \sim \frac{1}{A} \quad (4.1)$$

where  $A$  denotes the finite gain of an amplifier used to implement an active integrator. On the other hand, a passive integrator can be described by:

$$H_P = \frac{\alpha_P \cdot z^{-1}}{1 - \beta_P \cdot z^{-1}}; \quad \beta_P = 1 - \alpha_P \quad (4.2)$$

This integrator does not have an amplifier and its maximum gain at low frequencies is equal to one.

#### 4.1.1. Analysis of a 1<sup>st</sup>-Order $\Sigma\Delta$

In order to better understand the differences between active and passive modulators it is useful to analyze the behavior of a 1<sup>st</sup>-order  $\Sigma\Delta$ . Fig. 4.1 depicts its generic linear model, where  $H_1$  is the integrator's transfer function,  $E_{TN1}$  is its thermal noise,  $b_1$  is the feedback factor,  $G_C$  is the comparator's processing gain and  $E_C$ ,  $E_Q$  denote comparator and quantization noises, respectively. Fig. 4.1 presents also some differences between active and passive structures. The  $\Sigma\Delta$ 's output signal  $D_{OUT}$  in baseband is given by:

$$D_{out} = \frac{H_1 \cdot G_C \cdot V_{IN} + E_{TN1} \cdot H_1 \cdot G_C + E_C \cdot G_C + E_Q}{1 + H_1 \cdot G_C \cdot b_1} \quad (4.3)$$

$$\text{Denominator } \{D_{out}\} = 1 + H_1 \cdot G_C \cdot b_1 \approx H_1 \cdot G_C \cdot b_1 \quad (4.4)$$

$$D_{out} \approx \frac{V_{IN}}{b_1} + \frac{E_{TN1}}{b_1} + \frac{E_C}{H_1 \cdot b_1} + \frac{E_Q}{G_C \cdot H_1 \cdot b_1} \quad (4.5)$$




Fig. 4.1 Linear model of single-loop 1<sup>st</sup>-order  $\Sigma\Delta$ M.

In an active modulator, the integrator comprises an amplifier and, therefore, its low frequency transfer function  $H_1 \gg 1$ . This means that, the amplitudes of the input and output signals of the comparator are similar causing that its processing gain  $G_C \approx 1$ . The first feedback factor  $b_1$  defines the maximum amplitude of the modulator because it is added (subtracted) to the input signal. For simplicity, it is considered that  $b_1 = 1$ . The equation of  $D_{OUT}$  when an active integrator is used is given by (4.6). One can notice that, if  $H_1 \gg 1$ ,  $E_C$  and  $E_Q$  are strongly attenuated by  $H_1$  and  $E_{TN1}$  is added directly to  $V_{in}$ .

$$\text{if active: } D_{out} \approx V_{IN} + E_{TN1} + \frac{E_C}{H_1} + \frac{E_Q}{H_1} \quad (4.6)$$

In a passive  $\Sigma\Delta\text{M}$ , the output signal  $D_{OUT}$  in the baseband is described by (4.7), where the passive integrator's transfer function is  $H_1 \approx 1$ . The design of the comparator becomes more important in the passive approach than in the active one since it has to produce signal with digital level from a strongly attenuated input signal (Fig. 4.1). It can be seen that, if  $G_C \gg 1$ , the quantization noise is considerably suppressed and  $E_C$  and  $E_{TN1}$  are added directly to  $V_{in}$ . The passive  $\Sigma\Delta\text{M}$ 's SQNR is defined by  $G_C$  and the SNR is limited by thermal noise.

$$\text{if passive: } D_{out} \approx V_{IN} + E_{TN1} + E_C + \frac{E_Q}{G_C} \quad (4.7)$$

#### 4.1.2. Dead Zones


When the input,  $V_{IN}$ , of a  $\Sigma\Delta\text{M}$  is zero, its output signal alternates between +1 and -1. For a small input DC signal,  $\delta$ , the output also alternates between +1 and -1 but, after a certain number of clock cycles, two or more +1 in a row will occur. The average value of the output bit-stream is equal to the value of the input signal  $\delta$ . A  $\Sigma\Delta\text{M}$  with an ideal integrator has an infinite precision for DC signals. In the case of an active integrator with finite op-amp gain, for a certain range of  $V_{in}$  around 0 the output signal will not change. This range is called dead zone or dead band and it occurs if the input signal is  $\delta < \frac{\beta_A - 1}{\beta_A + 1}$  [4 ch. 2.8]. By making  $\beta_A$  close to 1 the dead zone is reduced (this translates into increasing the gain of the amplifier in the integrator). If the integrator is ideal ( $\beta=1$ ) the dead zone does not exist.

In case of a  $\Sigma\Delta\text{M}$  with a passive integrator the same behavior can be observed. The dead zone depends on  $\beta_P$  and it is possible to have  $\beta_P = \beta_A$ , by adjusting the value of  $\alpha_P$ . This means that, active and passive structures have the same behavior. In the case of passive  $\Sigma\Delta\text{M}$ s it is considered that the comparator is always capable of producing a valid output logic level. Even if the output of the passive integrator has smaller amplitude ( $\alpha_P$  times smaller) than the active one, the digital output is the same in both structures. Therefore, the only difference between the two types of modulators is that the output amplitude of the passive integrator is smaller than the output amplitude of the active integrator. This means that, the passive integrator is more sensitive to thermal noise due to the smaller amplitude levels. Besides this difference, the two modulators behave exactly the same, having the same input (analog) to output (digital) transfer function. Moreover, as long as  $\beta_P = \beta_A$ , the dead zone of a passive  $\Sigma\Delta\text{M}$  is the same as an active  $\Sigma\Delta\text{M}$ .

#### 4.1.3. Analysis of a 2<sup>nd</sup>-Order $\Sigma\Delta\text{M}$

Fig. 4.2 depicts a linear model of a 2<sup>nd</sup>-order passive-active  $\Sigma\Delta\text{M}$ , where  $H_1$ ,  $H_2$  are the passive

integrators' transfer functions,  $E_{TN1}$ ,  $E_{TN2}$  are their thermal noises,  $G$  is an inter-stage low gain block,  $b_1$ ,  $b_2$  are feedback factors,  $G_C$  is the comparator's processing gain and  $E_C$ ,  $E_Q$  denote comparator and quantization noises, respectively.



**Fig. 4.2 Linear model of single-loop 2<sup>nd</sup>-order  $\Sigma\Delta$ M.**

Before describing the behavior of a passive-active  $\Sigma\Delta$  it is important to analyze an active-active structure. In an active-active  $\Sigma\Delta$ , integrators  $H_1$  and  $H_2$  have internal amplifiers (in that case  $G$  can be neglected) meaning that at low frequencies  $H_{1,2} \gg 1$ . Therefore, the noise sources  $E_{TN2}$ ,  $E_C$  and  $E_Q$  are suppressed by the integrators' gain.  $G_C \approx 1$  and the contribution of  $E_C$  and  $E_Q$  can be neglected as well since they are considerably attenuated. This means that, for the overall noise reduction, the noise of the first integrator  $H_1$  is critical, causing its OTA to consume a significant part of the  $\Sigma\Delta$  power. Usually the performance of the OTA used in  $H_2$  is less important and its biasing current can be scaled down to reduce the analog power.

In the case of the passive-active  $\Sigma\Delta$  from Fig. 4.2 the following equations describe the output signal  $D_{OUT}$  in the baseband, where the passive integrators' transfer functions are  $H_{1,2} \approx 1$ .

$$D_{out} = \frac{G \cdot G_C \cdot V_{IN} + E_{TN1} \cdot G \cdot G_C + E_{TN2} \cdot G_C + E_C \cdot G_C + E_Q}{1 + G_C \cdot (b_2 + b_1 \cdot G)} \quad (4.8)$$

$$\text{Denominator} \{D_{out}\} \approx G_C \cdot G \cdot \left( b_1 + \frac{b_2}{G} \right) \approx G_C \cdot G \cdot b_1 \quad (4.9)$$

$$D_{out} \approx \frac{V_{IN}}{b_1} + \frac{E_{TN1}}{b_1} + \frac{E_{TN2}}{b_1 \cdot G} + \frac{E_C}{b_1 \cdot G} + \frac{E_Q}{G_C \cdot G \cdot b_1} \quad (4.10)$$

To interpret (4.10), one has to remember that  $V_{in}$  cannot exceed  $b_1$  in order not to saturate the modulator. Also notice that the digital output of the  $\Sigma\Delta$  is a number that represents the ratio between  $V_{in}$  and  $b_1$  and, therefore, the maximum theoretical ( $V_{in}/b_1$ ) is 1. Since  $b_1$  defines the maximum amplitude of  $V_{in}$ , it should be kept close to the maximum voltage allowed in the circuit. Moreover, one can conclude that if  $G_C \gg 1$ , the quantization noise is considerably suppressed, that  $E_C$  and  $E_{TN2}$  are attenuated by  $G$  and that  $E_{TN1}$  is added directly to  $V_{in}$ . This means that, the  $\Sigma\Delta$ 's SQNR is mainly defined by  $G_C$  (because  $G_C > G$ ) and the SNR is mainly limited by the thermal noise of the first integrator,  $E_{TN1}$ .

## 4.2. Approximation of the Gain of the Comparator

In the previous sections one could notice the importance of the processing gain of the comparator, which attenuates the quantization noise in passive  $\Sigma\Delta$ . Here this comparator's gain is investigated by analyzing a first order passive  $\Sigma\Delta$  (Fig. 4.3). In this modulator the loop filter is a passive integrator that, as shown in previous sections, does not provide any gain and attenuates the signal at higher frequencies causing a very small amplitude in the output signal (comparator's input). This means that, using a multi-bit quantizer is impractical in passive  $\Sigma\Delta$ s (due to the requirement of using comparators with very small offset voltages) and, normally, a single-bit quantizer (comparator) has to be used.




Fig. 4.3 First order  $\Sigma\Delta$  with  $V_{in} = 0$  (a) and frequency response of a first order passive loop filter (b).

The equivalent gain of the comparator ( $G_C$ ) is not constant due to its changing input signal amplitude and constant output value. Nevertheless, one can estimate it as a ratio of the comparator's output *rms* value to its input *rms* value and determine these values from simulation. It can also be estimated using the approach described in [13]. When the input of the modulator is 0, the output bit-stream will be a square wave with a frequency equal to  $F_s/2$ , where  $F_s$  denotes sampling frequency. Therefore, the feedback signal will be a square wave with amplitude equal to  $b$  and frequency  $F_s/2$ . The integrator's output will mainly consists of an attenuated sine wave at  $F_s/2$ . This attenuation depends on the transfer function  $H$  at  $F_s/2$  and the feedback factor  $b$ . Therefore,  $G_C$  can be estimated by calculating the transfer function from the output to the input of the comparator and evaluating this function at  $F_s/2$ . Hence:

$$G_C = \frac{1}{|b \cdot H(F_s/2)|} = \frac{1}{|b \cdot H(z=-1)|} \quad (4.11)$$

One can notice that, since  $H$  is a low-pass filter, by decreasing the frequency of the pole a higher  $G_C$  value can be achieved as it is shown in Fig. 4.3. Substituting  $H$  in (4.11) by transfer function from (4.2) results in an equation for  $G_C$  that is presented in (4.12). In practice, since the feedback factor  $b$  defines maximum amplitude of the modulator's input signal, it cannot be adjusted (lowered) in order to increase value of  $G_C$  because this would result in a reduced input voltage range for the  $\Sigma\Delta$ .

$$G_C = \frac{2 - \alpha}{b \cdot \alpha} \approx \frac{2}{b \cdot \alpha} \quad (4.12)$$

A 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$  can be built by adding a second integrator in cascade with the 1<sup>st</sup>-order modulator with a negative feedback at the input, as shown in Fig. 4.4. The maximum input signal of the modulator is given by  $b_1$ . The second feedback factor  $b_2$  can be adjusted (lowered) leading to higher value of  $G_C$  than in case of 1<sup>st</sup>-order  $\Sigma\Delta\text{M}$  and stronger quantization noise attenuation.




Fig. 4.4 Second-order  $\Sigma\Delta\text{M}$ .

Estimation of  $G_C$  in the 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$  can be done as described before. However, when the input of the modulator is 0, the output bit-stream will be a square wave with a frequency equal to  $F_s/4$ . The second integrator, together with its feedback, has a dominating influence in the value of  $G_C$ , because of the additional gain in the loop obtained by making  $b_2 < 1$ . Considering the transfer function from (4.2)  $G_C$  can be approximated as:

$$G_C \approx \frac{1}{2} \cdot \frac{2 - \alpha}{b_2 \cdot \alpha} \approx \frac{1}{b_2 \cdot \alpha} \quad (4.13)$$

### 4.3. Concept of Ultra-Incomplete Settling (UIS) in a Switched-Capacitor Integrator

As shown before,  $\Sigma\Delta\text{M}$ s using passive integrators allow avoiding the design of high gain amplifiers because they use comparators to provide part of this gain. In the following sections discrete-time and continuous-time implementations of passive integrators are presented.

The capacitor voltage in an  $RC$  circuit after a step input with amplitude  $V_{in}$ , is given by:

$$v_c(t) = V_{in} \cdot \left(1 - e^{-t/R_{on} \cdot C}\right) + V_{C0} \cdot e^{-t/R_{on} \cdot C} \quad (4.14)$$

where  $V_{C0}$  is the initial voltage in the capacitor, just before the input step. Fig. 4.5 shows a plot of (4.14) as a function of time, for generic values of  $C$  and  $R_{on}$ . In the normal operation of a switched-capacitor circuit it is expected that the capacitor is either (almost) completely charged or discharged at the end of the clock phase, corresponding to the complete settling area in the graph of Fig. 4.5. If the duration of the clock phase is much smaller than the time constant of the circuit, the  $RC$  circuit operates under the ultra-incomplete settling (UIS) condition  $T_s \ll R \cdot C$ . This can be achieved by adding an explicit resistance  $R$ , with the appropriate value, in series



with the switch. In case of UIS, the voltage in the capacitor at the end of the phase becomes a function of the input voltage ( $V_{in}$ ) and of the capacitor voltage value in the previous clock cycle ( $V_{C0}$ ).




Fig. 4.5 Capacitor voltage for a step input (normalized time).

#### 4.4. Discrete-Time Passive Integrator

The proposed switched-capacitor integrator circuit (single-ended version) is shown in Fig. 4.6. The input signal is applied to the resistor in phase  $\Phi_1$  and the output signal is the capacitor voltage. The output signal established at the end of  $\Phi_1$  is hold during  $\Phi_2$ . A feedback path is defined by switches controlled by  $\Phi_1$  and  $D$ , connecting the bottom plate of  $C$  to either  $V_{ref+}$  or  $V_{ref-}$ . Signal  $D$  denotes the output bit-stream of the  $\Sigma\Delta M$  voltage that is equal to either +1 or -1.




Fig. 4.6 Schematic of a single-ended switched-capacitor integrator and corresponding timing diagram.

The passive switched-capacitor integrator circuit works under UIS (first voltage region in Fig. 4.5) during phase  $\Phi_1$ . In order to analyze its behavior we first analyze a  $\Sigma\Delta M$  that can be built using this passive switched-capacitor circuit. Fig. 4.7 depicts a schematic of the first-order  $\Sigma\Delta M$  with the differential passive integrator. The input signal is firstly sampled in  $C_{SH}$ , at the end of phase  $\Phi_2$ , and then it is transferred into the integrator. During phase  $\Phi_1$ ,  $C_{SH}$  is connected to  $C_1$  through series resistor  $R$ . The switched-capacitor integrator is followed by comparator with zero threshold voltage and by a D-type flip-flop (DFF) producing the output bit stream  $D$ .

In order to derive the integrator's transfer function, the circuit from Fig. 4.7 is analyzed in phase

$\Phi_1$  when integration takes place. Fig. 4.8a depicts the S/H and the integrator circuit in phase  $\Phi_1$ . Fig. 4.8b and Fig. 4.8c show its transformation that is analyzed underneath in order to obtain discrete-time transfer function and Z transfer function of the switched-capacitor integrator. Equation for the voltages in the loop depicted in Fig. 4.8c is:

$$2 \cdot v_1(t) + 2 \cdot R \cdot i_C(t) - 2 \cdot v_{SH}(t) + V_{ref} = 0 \quad (4.15)$$




Fig. 4.7 1<sup>st</sup>-order  $\Sigma\Delta$  built using differential passive UIS switched-capacitor integrator.




Fig. 4.8 S/H and integrator circuits in phase  $\Phi_1$  (a) and they transformation (b, c).

From the equation for current flowing through capacitors:

$$C_1 \cdot \frac{dv_1(t)}{dt} = -C_{SH} \cdot \frac{dv_{SH}(t)}{dt} \quad (4.16)$$

we can write:

$$v_{SH}(t) = -\frac{C_1}{C_{SH}} \cdot v_1(t) + \frac{C_1}{C_{SH}} \cdot v_1(0) + v_{IN} \quad (4.17)$$

where  $V_{IN} = v_{SH}(0)$ , represents the sampled value of the input voltage in phase  $\Phi_2$ . From (4.15) and (4.17) it is obtained:

$$v_1(t) \cdot \left[ \frac{C_{SH} + C_1}{C_{SH}} \right] + R \cdot C_1 \cdot \frac{dv_1(t)}{dt} = \frac{C_1}{C_{SH}} \cdot v_1(0) + V_{IN} - \frac{V_{ref}}{2} \quad (4.18)$$

The permanent and transient solutions of (4.18) are considered, yielding:

$$v_1(t) = v_{1p}(t) + v_{1t}(t) \quad (4.19)$$

For the permanent solution  $dv_1(t)/dt = 0$ , and it can be written:

$$v_{1p}(t) = \frac{C_1}{C_{SH} + C_1} \cdot v_1(0) + \frac{C_{SH}}{C_{SH} + C_1} \cdot \left( V_{IN} - \frac{V_{ref}}{2} \right) \quad (4.20)$$

In transient solution, we assume zero initial conditions and zero values of all the inputs.

$$v_{1t}(t) = -\tau \cdot \frac{dv_{1t}(t)}{dt} \quad (4.21)$$

$$v_{1t}(t) = V_0 \cdot e^{-\frac{t}{\tau}} \quad (4.22)$$

In above equations  $\tau = R \cdot C_{EQ}$  and  $C_{EQ} = C_1 \cdot C_{SH} / (C_1 + C_{SH})$ . By substituting (4.20) and (4.22) into (4.19) we achieve:

$$v_1(t) = V_0 \cdot e^{-\frac{t}{\tau}} + \frac{C_1}{C_{SH} + C_1} \cdot v_1(0) + \frac{C_{SH}}{C_{SH} + C_1} \cdot \left( V_{IN} - \frac{V_{ref}}{2} \right) \quad (4.23)$$

Obtaining  $V_0$  by solving (4.23) for  $t = 0$ :

$$v_1(0) = V_0 \cdot e^0 + \frac{C_1}{C_{SH} + C_1} \cdot v_1(0) + \frac{C_{SH}}{C_{SH} + C_1} \cdot \left( V_{IN} - \frac{V_{ref}}{2} \right) \quad (4.24)$$

$$V_0 = \frac{C_{SH}}{C_{SH} + C_1} \cdot \left( v_1(0) - V_{IN} + \frac{V_{ref}}{2} \right) \quad (4.25)$$

yields to:

$$v_1(t) = \frac{C_{SH}}{C_{SH} + C_1} \cdot \left( v_1(0) - V_{IN} + \frac{V_{ref}}{2} \right) \cdot e^{-\frac{t}{\tau}} + \frac{C_1}{C_{SH} + C_1} \cdot v_1(0) + \frac{C_{SH}}{C_{SH} + C_1} \cdot \left( V_{IN} - \frac{V_{ref}}{2} \right) \quad (4.26)$$

The (switched)  $RC$  circuit operates under the ultra incomplete settling condition  $T_s \ll \tau$ . Therefore, the exponential term can be approximated with:

$$if: T_s \ll \tau \Rightarrow e^{-T_s/2\tau} \approx 1 - \frac{T_s}{2 \cdot \tau} \quad (4.27)$$

This approximation can be verified by plotting both functions (Fig. 4.9). One can notice, it is

valid for  $0.5 \cdot T_S / (R \cdot C_I) < 0.1$ .




Fig. 4.9  $e^{-x}$  versus  $(1-x)$  approximation

By substituting (4.27) in (4.26), one can obtain:

$$v_1\left(\frac{T_S}{2}\right) \approx V_{IN} \cdot \frac{T_S}{2 \cdot R \cdot C_1} + v_1(0) \cdot \left(1 - \frac{T_S}{2 \cdot R \cdot C_1}\right) - \frac{V_{ref}}{2} \cdot \frac{T_S}{2 \cdot R \cdot C_1} \quad (4.28)$$

$$v_1\left(\frac{T_S}{2}\right) \approx \alpha \cdot V_{IN} + v_1(0) \cdot \beta - \alpha \cdot \frac{V_{ref}}{2} \quad (4.29)$$

where

$$\alpha = \frac{T_S}{2 \cdot R \cdot C_1} \quad \beta = 1 - \alpha \quad (4.30)$$

Equation (4.29) provides the voltage on capacitor  $C_1$  at the end of the phase  $\Phi_1$ , which is the output voltage of the integrator. Fig. 4.10 depicts the voltage changes in capacitors  $C_1$  and  $C_{SH}$  (which samples and holds  $V_{IN}$ ).




Fig. 4.10 Typical voltage waveforms in capacitors  $C_1$  and  $C_{SH}$ .

Note that during phase  $\Phi_2$  capacitor  $C_{SH}$  operates under the complete settling condition. Taking into consideration that  $v_1(0) = v_1[n-1]$  and  $v_{IN} = V_{SH}(0) = V_{IN}[n-0.5]$  (Fig. 4.10) and (4.29), one can write:

$$v_1[n] = v_1[n-1] \cdot \beta + V_{IN} \left[ n - \frac{1}{2} \right] \cdot \alpha - \frac{V_{ref}}{2} \cdot \alpha \quad (4.31)$$

At this point, it is important to note from (4.31) that, as long as the UIS condition is valid, the voltage  $v_1$  is independent of the value of the input sampling capacitance  $C_{SH}$ . From (4.31), assuming reference input equal to zero, the Z transfer function of the integrator can be obtained.

$$H(z) = \frac{v_1(z)}{V_{IN}(z)} = \frac{\alpha \cdot z^{-\frac{1}{2}}}{1 - \beta \cdot z^{-1}} \quad (4.32)$$

This expression shows that a switched-capacitor branch, under the right condition, can behave as a passive discrete-time first-order filter. The maximum and minimum gain values of (4.32) (note that  $\beta=1-\alpha$ ) are given, respectively, by:

$$H_{\max} = |H(z=1)| = \left| \frac{\alpha}{1-\beta} \right| = 1; \quad H_{\min} = |H(z=-1)| = \left| \frac{\alpha}{1+\beta} \right| \approx \frac{\alpha}{2-\alpha} \quad (4.33)$$

These expressions show that in order to increase the ratio between the maximum and minimum gain it is necessary to reduce the gain of the circuit ( $\alpha$ ), which means that the signal amplitude will be very small. Using a small  $\alpha$  value moves the pole of the circuit closer to the unity circle (by making  $\beta$  closer to 1). A small value of  $\alpha$  implies that the proposed RC integrator attenuates its input signal producing a small amplitude output signal.

#### 4.4.1. Non-Ideal Effects in the Passive UIS Switched-Capacitor Integrator

The existence of parasitic capacitances and finite on-resistance in the switches influences the performance of the  $\Sigma\Delta$ M. These effects become more important for higher clock frequencies. Therefore, it is important to take into consideration these effects while designing high  $F_{clk}$  passive  $\Sigma\Delta$ Ms.

Fig. 4.11 a) depicts single-ended branch of the discrete-time integrator including the relevant parasitic capacitances. In phase  $\Phi_1$  the integrator's input switch is closed and the signal from S/H passes, through resistor  $R$ , into capacitor  $C_1$  (integration), simultaneously charging  $C_p$  (parasitic capacitance due to the switch and resistor). In phase  $\Phi_2$  the voltage on  $C_1$  should be held to let the comparator to produce correct value. However, the previously charged  $C_p$  discharges through  $R$ , causing an unwanted integration during this phase. Due to the UIS, even a small value  $C_p$  is enough to provide the same amount of charge to  $C_1$  as the one received during the integration phase. This second integration increases the gain of the integrator, which can cause early saturation of the modulator for higher magnitude values.




Fig. 4.11 Single-ended branch of the discrete-time integrator with parasitic capacitances (a) and integrator with moved input switch (b).

There is a simple solution that can reduce significantly the influence of this parasitic capacitance, as it is shown in Fig. 4.11 b). Moving the integrator's input switch after  $R$ . This causes the resistor  $R$  to be disconnected from the integrating capacitor, therefore, eliminating the unwanted integration during the second phase. Since  $C_P$  is now connected in parallel with  $C_1$  it does not cause integration in phase  $\Phi_2$ . One can notice that, moving the input switch does not change any of the equations derived in the previous sections. The parasitic capacitance of the feedback switch also is connected in parallel with the main capacitor  $C$  (that is much bigger) and can be neglected. The  $R_{ON}$  of this switch limits the transfer speed and, therefore,  $R_{ON}$  should be kept small.

## 4.5. Continuous-Time Passive Integrator with Switched-Capacitor Feedback

Although the UIS switched-capacitor passive integrator has the desired behavior, due to using switches in the input and output signal paths, it becomes more challenging to design at higher clock frequencies. Turning on and off these switches at high clock frequencies increases power dissipation. Moreover, keeping the non-ideal effects (due to parasitic capacitances) under control becomes more difficult. In order to solve some of these issues a new passive continuous-time  $RC$  integrator is proposed. The circuit (single-ended version) with its timing scheme is shown in Fig. 4.12.




Fig. 4.12 Schematic of a single-ended  $RC$  integrator and corresponding timing diagram.

The input signal is applied to the resistor  $R$  and the output signal will be available at the top-plate of the capacitor  $C$ . In order to add a feedback path, a second capacitor should be connected in parallel with the input capacitor,  $C$ , during one clock phase. This feedback capacitor,  $C_f$  is

pre-charged in the previous clock phase either to  $V_{ref}$  or  $-V_{ref}$ . Signal  $D$  denotes the  $\Sigma\Delta$  output bit-stream voltage that is equal either to +1 or -1. The output switch in Fig. 4.12 (marked in grey dashed line) represents the sampling operation of the quantizer. The output voltage of the circuit is basically a linear combination of  $V_{in}$  and of  $D$ . The output of the integrator can be calculated at the discrete-time instants defined by the sampling clock signal shown in Fig. 4.12, resulting in the discrete-time transfer function of the circuit. First, the capacitor voltage due to the feedback is calculated. The feedback capacitor  $C_f$  is during phase  $\Phi_1$  pre-charged to  $\pm V_{ref}$  (depending on value of  $D$ ) and then, during  $\Phi_2$ , part of this charge is transferred into  $C$ . The charge conservation principle results in (neglecting the  $R_{ON}$  of the switches):

$$Q_C^{\Phi_2} + Q_{C_f}^{\Phi_2} = Q_C^{\Phi_1} + Q_{C_f}^{\Phi_1} \quad (4.34)$$

$$V'_C(n \cdot T_s) \cdot (C + C_f) = V_C[(n - 1/2) \cdot T_s] \cdot C + D[(n - 1) \cdot T_s] \cdot V_{ref} \cdot C_f \quad (4.35)$$

$$V'_C(n \cdot T_s) = V_C[(n - 1/2) \cdot T_s] \cdot \frac{C}{C + C_f} + D[(n - 1) \cdot T_s] \cdot V_{ref} \cdot \frac{C_f}{C + C_f} \quad (4.36)$$

where  $Q_{C,C_f}$  represents charge in  $C$  and  $C_f$  at phases  $\Phi_1$  and  $\Phi_2$ ,  $V_C$  and  $V'_C$  are the sampled voltages at  $C$  before and after applying feedback, respectively. Equation (4.36) shows that the feedback is proportional to  $V_{ref}$  and  $C_f$ . The use of a switched-capacitor structure causes that the feedback current exists only during phase  $\Phi_2$  implying a rapid change of  $V_C$ . The  $R_{ON}$  of these switches limits this transfer speed and, therefore,  $R_{ON}$  should be kept small. Moreover, the parasitic capacitance of the switches adds to  $C_f$ , affecting the feedback coefficient, which is important especially when the feedback capacitor  $C_f$  has a small value. These issues should be taken into account during circuit and layout design and by correct sizing of the feedback switches (by simulating their influence on the value of the feedback factor). In other words, the settling of the voltage on the feedback capacitor  $C_f$  should be ensured and, in case of the parasitic capacitance associated with the switches being a significant part of  $C_f$ , value of  $C_f$  can be decreased to get closer to the required value of the feedback coefficient.

In the following analysis it is considered that  $V_{in}$  changes very slowly (i.e. large OSR condition), hence it can be assumed constant during a clock period. First we analyze circuit from Fig. 4.12 in  $\Phi_1$ . The output voltage of the integrator during phase  $\Phi_1$ , is given by:

$$v_c(t) = V_{in} \cdot \left(1 - e^{-t/\tau}\right) + V_{C0} \cdot e^{-t/\tau} \quad (4.37)$$

where  $t$  in this cases is  $T_s/2$  because we consider one phase duration,  $\tau = R \cdot C$  and  $V_{C0}$  is the voltage across  $C$  at the beginning of phase  $\Phi_1$ . The output voltage at the end of  $\Phi_1$  is (the end of phase  $\Phi_1$  is  $(n-1/2) \cdot T_s$ ):

$$V_C \left[ (n - \frac{1}{2}) \cdot T_S \right] = V_{in} \cdot \left( 1 - e^{-\frac{T_S}{2 \cdot R \cdot C}} \right) + V_C \left[ (n - 1) \cdot T_S \right] \cdot e^{-\frac{T_S}{2 \cdot R \cdot C}}. \quad (4.38)$$

Using the same approach the output voltage of the integrator at the end of  $\Phi_2$ , is given by (where equivalent  $C_{eq} = C + C_f$ ):

$$V_C \left[ n \cdot T_S \right] = V_{in} \cdot \left( 1 - e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}} \right) + V'_C \left[ n \cdot T_S \right] \cdot e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}}. \quad (4.39)$$

The  $V'_C(n \cdot T_S)$  (voltage in  $C$  after applying feedback) can be obtained from (4.36), resulting in:

$$V'_C \left[ n \cdot T_S \right] = V_{in} \cdot \left( 1 - e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}} \right) + \left[ V_C \left[ (n - \frac{1}{2}) \cdot T_S \right] \cdot \frac{C}{C_{eq}} + D \left[ (n - 1) \cdot T_S \right] \cdot V_{ref} \cdot \frac{C_f}{C_{eq}} \right] \cdot e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}}. \quad (4.40)$$

The final value of output voltage at the end of  $\Phi_2$  is obtained from (4.40) using  $V_C \left[ (n - \frac{1}{2}) \cdot T_S \right]$  from (4.38):

$$\begin{aligned} V_C \left( n \cdot T_S \right) = & V_{in} \cdot \left[ 1 - e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}} + \frac{C}{C_{eq}} \cdot \left( 1 - e^{-\frac{T_S}{2 \cdot R \cdot C}} \right) \cdot e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}} \right] + \\ & + V_C \left[ (n - 1) \cdot T_S \right] \cdot \frac{C}{C_{eq}} \cdot e^{-\frac{T_S}{2 \cdot R \cdot C}} \cdot e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}} + \\ & + D \left[ (n - 1) \cdot T_S \right] \cdot V_{ref} \cdot \frac{C_f}{C_{eq}} \cdot e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}} \end{aligned} \quad (4.41)$$

$$\begin{aligned} V_C \left( n \cdot T_S \right) = & V_{in} \cdot \left[ 1 - e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}} + \frac{C}{C_{eq}} \cdot \left( e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}} - e^{-\frac{T_S}{2 \cdot R \cdot C} - \frac{T_S}{2 \cdot R \cdot C_{eq}}} \right) \right] + \\ & + V_C \left[ (n - 1) \cdot T_S \right] \cdot \frac{C}{C_{eq}} \cdot e^{-\frac{T_S}{2 \cdot R \cdot C} - \frac{T_S}{2 \cdot R \cdot C_{eq}}} + \\ & + D \left[ (n - 1) \cdot T_S \right] \cdot V_{ref} \cdot \frac{C_f}{C_{eq}} \cdot e^{-\frac{T_S}{2 \cdot R \cdot C_{eq}}}. \end{aligned} \quad (4.42)$$

The exponential terms from (4.42) can be approximated according to:

$$\text{if: } x \ll 1 \Rightarrow e^x \approx 1 + x. \quad (4.43)$$

This approximation, as shown in Fig. 4.9, is valid for  $x < 0.1$ , that, taking into consideration all the exponential terms, is valid for this work. The final value of output voltage of the integrator from Fig. 4.12 at the end  $\Phi_2$  is:





$$H_{\max} = |H(z=1)| = \left| \frac{\alpha}{1-\beta} \right| = 1; \quad H_{\min} = |H(z=-1)| = \left| \frac{\alpha}{1+\beta} \right| \approx \frac{\alpha}{2-\alpha} \quad (4.50)$$

In order to have the frequency response closer to an ideal integrator it is necessary to have  $\beta$  as close to 1 as possible. This implies using  $\alpha$  as small as possible. A very small integrator gain  $\alpha$  will result in a very small amplitude for the integrator output signal.

## 4.6. Thermal Noise Analysis

### 4.6.1. Passive Discrete-Time Integrator

The single-ended passive discrete-time integrator, based on UIS, and its timing diagram are shown in Fig. 4.6. In equilibrium, the sampled thermal noise power at the terminals of a capacitor inside an  $RC$  circuit is given by  $k \cdot T/C$ . In the case of UIS, the voltage in the capacitor does not have time to reach the equilibrium condition and therefore, it is necessary to recalculate the thermal noise power in the capacitor. We analyze circuit when the integration takes place in phase  $\Phi_1$ , which duration is  $T_s/2$ . The step response of this circuit is composed of two parts, the first occurs before the switch opens ( $t < T_s/2$ ) and is given by:

$$v_1(t) = C_{SH} \cdot \left( \frac{1}{C_1 + C_{SH}} - \frac{e^{-\frac{t}{C_{EQ} \cdot R}}}{C_1 + C_{SH}} \right) \cdot V_{ref} \quad (4.51)$$

where  $C_{EQ} = C_1 \cdot C_{SH} / (C_1 + C_{SH})$ . The second occurs after the switch opens ( $t > T_s/2$ ) and is given by a constant (the sampled voltage value). The impulse response of the circuit is given by

the derivative of the step response  $\left( h(t) = \frac{dv_1(t)/dx}{V_{ref}} \right)$ , resulting in:

$$h(t) = \begin{cases} \frac{1}{R \cdot C_1} \cdot e^{-\frac{t}{C_{EQ} \cdot R}} & 0 \leq t \leq \frac{T_s}{2} \\ 0 & t > \frac{T_s}{2} \end{cases} \approx \begin{cases} \frac{1}{R \cdot C_1} & 0 \leq t \leq \frac{T_s}{2} \\ 0 & t > \frac{T_s}{2} \end{cases} \quad (4.52)$$

In this calculation, the approximation  $\exp(t/(C_{EQ} \cdot R)) = 1$  is used, that gives ~99 % accuracy in the frequency response comparing to exact value of  $h(t)$  (for the components values used in discrete-time  $\Sigma\Delta M$  design examples that are presented in the next sections). The transfer function, in the frequency domain, can be obtained by applying the Fourier transform to the previous expression:

$$H(f) = \int_{-\infty}^{\infty} h(t) \cdot e^{-2\pi \cdot f \cdot t} dt = \frac{1}{R \cdot C_1} \cdot \frac{\sin(\pi \cdot f \cdot T_s)}{\pi \cdot f} \quad (4.53)$$

The thermal noise power sampled into the capacitor, at the end of integration phase  $\Phi_1$ , is given by:

$$P_{NT} = \int_0^{\infty} 4 \cdot k \cdot T \cdot R \cdot |H(f)|^2 df = 4 \cdot k \cdot T \cdot R \cdot \frac{1}{R^2 \cdot C_1^2} \cdot \frac{T_s}{2} = \frac{2 \cdot k \cdot T \cdot T_s}{R \cdot C_1^2} \quad (4.54)$$

where  $k$  is a Boltzmann constant and  $T$  is temperature. This noise power is calculated integrating the power spectral density of the noise in  $R$  multiplied by the squared modulus of the frequency response from 0 Hz to infinity. Therefore, the result includes the noise contribution of all frequencies aliased back to  $F_s/2$ . The input referred noise can be calculated by:

$$P_{NT_{input}} = \frac{P_{NT}}{\alpha^2} = \frac{2 \cdot k \cdot T \cdot T_s}{R \cdot C_1^2 \cdot \alpha^2} = \frac{2 \cdot k \cdot T \cdot \alpha}{C_1 \cdot \alpha^2} = \frac{2 \cdot k \cdot T}{C_1 \cdot \alpha} \quad (4.55)$$

This expression shows that, since  $\alpha$  is small, the input referred noise power is necessarily higher than in an active switched-capacitor circuit (a similar result was also reached for the passive switched-capacitor circuit in [15]). This means that, passive switched-capacitor circuits should use larger capacitance values than their active counterparts, in order to reach similar thermal noise performances. However, it is important to notice that this is only a minor drawback in terms of area, since the (static) power dissipation does not increase. Moreover, the amount of charge that the reference voltage buffers need to supply to the circuit is very small due to the incomplete settling behavior of the circuit. Hence, there is also no significant overhead in terms of dynamic power dissipated in charging and discharging the capacitors.

#### 4.6.2. Passive Continuous-Time Integrator

The single-ended passive continuous-time integrator and its timing diagram are shown in Fig. 4.12. The noise analysis of the integrator circuit can be separated into two parts. First, considering the noise due to the feedback DAC (when the charge stored in  $C_f$  passes through the switch to  $C$ ) and, second, considering the  $RC$  branch. The first analysis results in a noise power given by:

$$P_{NT1} = \left( \frac{k \cdot T}{C_f} + \frac{k \cdot T}{C_{eq1}} \right) \cdot \left( \frac{C_f}{C + C_f} \right)^2 \approx \frac{2 \cdot k \cdot T \cdot C_f}{C^2} \quad (4.56)$$

where  $C_{eq1} = (C \cdot C_f) / (C + C_f)$  is the equivalent capacitance of  $C$  and  $C_f$  during phase  $\Phi_2$  when both capacitors are connected in series (as seen by the noise source in the switch). Considering that  $C_f \ll C$  then  $C_{eq1} \approx C_f$  (with ~99 % accuracy for the components values used in continuous-time  $\Sigma\Delta M$  design example that are presented in the next sections). Equation (4.56) takes into account the noise created in both clock phases (pre-charging  $C_f$  and charge redistribution between  $C_f$  and  $C$ ). The feedback input referred noise power is given by:

$$P_{NT1\_input} = \frac{P_{NT1}}{\alpha^2} \approx \frac{2 \cdot k \cdot T \cdot C_f}{C^2 \cdot \alpha^2} \quad (4.57)$$

The second part of the analysis considers the noise contribution due to continuous-time operation of the integrator. The time varying nature of the circuit is due to the total value of capacitor changing from phase  $\Phi_1$  ( $C$ ) to phase  $\Phi_2$  ( $C+C_f$ ). An exact calculation would require splitting the calculation into two steps, each step using a different capacitance value, resulting in two different expressions. However since  $C_f \approx C/100$ , the difference between the two analyzes would be very small. Therefore, the noise contribution due to the continuous-time operation of the integrator is analyzed during one clock period with duration  $T_s$ , considering a total capacitance value of  $(C+C_f)$  and assuming no feedback signal. The step response of the integrator is given by (4.37). The impulse response of the circuit is given by the derivative of the step response, resulting in:

$$h(t) = \begin{cases} \frac{1}{R \cdot (C + C_f)} e^{\frac{-t}{R(C+C_f)}} \approx \frac{1}{R \cdot (C + C_f)} & 0 \leq t \leq T_s \\ 0 & t > T_s \end{cases} \quad (4.58)$$

In this calculation the approximation  $e^{\frac{-t}{R(C+C_f)}} \approx 1$  is used, that gives more than 98 % accuracy in the frequency response comparing to exact value of  $h(t)$  (for the components values used in design examples that are presented in the next sections). The transfer function, in the frequency domain, can be obtained by applying the Fourier transform to the previous equation:

$$H(f) = \int_{-\infty}^{\infty} h(t) \cdot e^{-2\pi \cdot f \cdot t} dt = \frac{1}{R \cdot (C + C_f)} \cdot \frac{\sin(2 \cdot \pi \cdot f \cdot T_s)}{\pi \cdot f}. \quad (4.59)$$

The thermal noise power sampled into the capacitor, at the end of a clock period  $T_s$  is given by:

$$P_{NT2} = \int_0^{\infty} 4 \cdot k \cdot T \cdot R \cdot |H(f)|^2 df = 4 \cdot k \cdot T \cdot R \cdot \frac{T_s}{[R \cdot (C + C_f)]^2} = \frac{4 \cdot k \cdot T \cdot T_s}{R \cdot (C + C_f)^2}. \quad (4.60)$$

The input referred noise of the  $RC$  branch is given by:


$$P_{NT2\_input} = \frac{P_{NT2}}{\alpha^2} = \frac{4 \cdot k \cdot T \cdot T_s}{R \cdot (C + C_f)^2 \cdot \alpha^2} = \frac{4 \cdot k \cdot T \cdot \alpha}{(C + C_f) \cdot \alpha^2} = \frac{4 \cdot k \cdot T}{(C + C_f) \cdot \alpha}. \quad (4.61)$$

The total input referred thermal noise power of the integrator is the sum of (4.57) and (4.61). In order to obtain a good performance from the  $\Sigma\Delta M$  the value of  $\alpha$  is typically very small because this allows obtaining good frequency discrimination from the integrator. This means that, in order to reduce the input referred noise it is necessary for capacitor  $C$  to have a large capacitance value (similarly to discrete-time integrator). It is important to notice that this is only a minor drawback in terms of area, and that the power dissipation does not increase because, as it is shown in next sections describing  $\Sigma\Delta M$  design examples, there are no amplifiers in the circuit.

## 4.7. Jitter Analysis

### 4.7.1. Passive Continuous-Time Integrator

In a continuous-time  $\Sigma\Delta\text{M}$  (with the loop filters either based on Gm-C or active-RC building blocks) the jitter clock causes two types of errors. The first error is due to the sampling of the signal at the input of the quantizer, which can be neglected because it is attenuated by the noise shaping effect of modulator. The second error is caused by the feedback DACs and, since it occurs at the input node, without attenuation, it can significantly limit the modulator's accuracy [61]. Most continuous-time  $\Sigma\Delta\text{M}$ s use rectangular feedback waveforms (Fig. 4.14 a), like non-return-to-zero (NRZ) or return-to-zero (RZ). Fig. 4.14 b) shows a comparison between the continuous-time current-mode DAC waveform and the switched-capacitor DAC waveform. In the case of the switched-capacitor feedback, most of the charge is transferred at the beginning of clock phase so the jitter affecting feedback causes a relatively small charge error and it does not influence significantly the  $\Sigma\Delta\text{M}$  [96]. In the case of a continuous-time DAC waveform, the jitter causes a larger amount of charge error because charge is transferred at a constant rate over the entire clock phase.



**Fig. 4.14** Clock jitter in the feedback of a CT  $\Sigma\Delta\text{M}$ . (a) Simplified waveforms in NRZ and RZ DAC, (b) SC vs. CT DAC waveforms.

In this circuit the effect of the jitter (considering the integrator from Fig. 4.12) can be analyzed using (4.44). This equation shows that the integrator's output is defined by three terms:  $V_{in}$ ,  $V_C[(n-1) \cdot T_S]$  and  $D$ . One can analyze the jitter influence on each of these terms separately. In the third term, the switched-capacitor feedback current (controlled by  $D$ ) has a characteristic as the one shown in Fig. 4.14 b). Therefore, it is considered to be not affected by jitter noise. The effect of jitter does not depend neither on input signal frequency nor on the input signal amplitude. The reason is that the integrator's output signal is mainly constituted by high frequency noise and it contains multiple frequencies components where an input signal component is only a fraction of it.

The remaining term in (4.44),  $V_C[(n-1) \cdot T_S]$ , is affected by jitter noise. During phase  $\Phi_2$  when capacitors  $C$  and  $C_f$  are connected, part of charge (proportional to the capacitor voltage  $V_C$ ) is removed from  $C$  (this operation is independent on feedback charge controlled by  $D$ ). Any variation in the duration of  $\Phi_2$  (due to the jitter timing error  $\Delta t$ ) will result in a slight variation in the sampled value of the integrator's output. This means that, jitter noise is transformed into a

voltage error that can be described by adding a timing error  $\Delta t$  to  $T_s$  in the second term of (4.44), after zeroing  $V_{in}$  and  $D$  (where  $C_{eq} = C + C_f$ ):

$$V_C(n \cdot T_s) = V_C[(n-1) \cdot T_s] \cdot \frac{C}{C_{eq}} \cdot \left( 1 - \frac{T_s \pm \Delta t}{2 \cdot R \cdot C_{eq}} - \frac{T_s \pm \Delta t}{2 \cdot R \cdot C} \right) \quad (4.62)$$

$$V_C(n \cdot T_s) = V_C[(n-1) \cdot T_s] \cdot \frac{C}{C_{eq}} \cdot \left( 1 - \frac{T_s}{2 \cdot R \cdot C_{eq}} - \frac{T_s}{2 \cdot R \cdot C} \pm \frac{\Delta t}{2 \cdot R \cdot C_{eq}} \pm \frac{\Delta t}{2 \cdot R \cdot C} \right). \quad (4.63)$$

From this expression it is possible to obtain the voltage error caused by the jitter noise:

$$V_{C\_jitter} \approx V_C[(n-1) \cdot T_s] \cdot \frac{C}{C + C_f} \cdot \left( \frac{\pm \Delta t}{2 \cdot R \cdot (C + C_f)} \pm \frac{\Delta t}{2 \cdot R \cdot C} \right) \quad (4.64)$$

It is possible to conclude from (4.64) that the jitter influence can be reduced by increasing the  $RC$  time constant.

#### 4.7.2. Passive Discrete-Time Integrator

Fig. 4.15 illustrates the  $RC_1$  branch of the integrator and a graph of current flowing through  $C_1$ . Usually, typical discrete-time  $\Sigma\Delta$ s have low sensitivity to clock jitter because the voltage on the capacitor is settled and moderate changes of clock phase's duration do not result in a significant voltage error (Fig. 4.15b). However keeping in mind that the proposed discrete-time integrator is a switched-capacitor filter using UIS, jitter becomes a significant issue. In this case, similarly to continuous-time  $\Sigma\Delta$ s, shorter or longer phase duration causes that the voltage on  $C_1$  can be encumbered with a voltage error (Fig. 4.15a) that depends on the time instant when the switch opens. Hence, the higher  $F_{clk}$  is used, the more significant this error can be.




Fig. 4.15 Integrator's capacitor current change vs. jitter.

## 4.8. Systematic Design Methodology Using Optimization Based on Genetic Algorithm

Due to use of passive integrators and the low gain blocks, the thermal noise contribution of all the building blocks used in a passive  $\Sigma\Delta$  have significant weight in overall SNR of the modulator. This means that, the design of passive  $\Sigma\Delta$  becomes rather difficult. Therefore, an optimization design methodology taking into account these issues as well as mismatch errors between the circuit's components would be of great use. In this section a general design methodology for  $\Sigma\Delta$ s is presented. It is based on a genetic algorithm (GA) and using hybrid cost functions.

The performance of a given  $\Sigma\Delta$  can be estimated by using equations derived from its transfer functions based on a linear model of the quantizer. However, these equations are not very accurate in predicting problems such as distortion in the  $\Sigma\Delta$ . An alternative is to run a simulation of the  $\Sigma\Delta$  including the quantizer, in order to determine more accurately its behavior. This approach is very computation intensive and it requires a long time. Therefore, the adopted solution is a hybrid one. Firstly, the stability and performance of a given  $\Sigma\Delta$  is evaluated using equations and only if the performance is acceptable, then an accurate simulation is executed. Moreover, a given  $\Sigma\Delta$  is tested by randomly changing its component values using the expected tolerance of the selected technology. This allows verifying if a given design solution is either sensitive or not to component variations.

The presented systematic design methodology is based on a genetic algorithm optimization approach and its design flow is shown in Fig. 4.16. A conceptually similar idea applied to simple analog circuits (e.g., amplifiers and filters) has been presented in [97].

The design flow assumes that a given  $\Sigma\Delta$  architecture and its desired specifications are initially provided. The  $\Sigma\Delta$  is defined by a chromosome (which is a set of design parameters called genes) containing, among others, values of the  $R$ 's,  $C$ 's and  $V_{ref}$ 's used in the modulator. These values define the design space, which is limited by maximum and minimum values of each design parameter. Initially, a population consisting of  $N$  randomly generated chromosomes is created. Each chromosome (defining a  $\Sigma\Delta$ ) is evaluated and its fitness is calculated based on the desired specifications. The fitness value is used to sort the chromosomes of the population. The two chromosomes with the highest fitness values pass into new population. The remaining chromosomes of the new population are then created by selecting parents from the old one. Chromosomes with better fitness have higher probability of being chosen as parents. Each "gene" of a new chromosome is defined by randomly selected corresponding "gene" from either parent 1 or 2 (with 50% of probability). Then, the value of this new "gene" is either multiplied or not (with 50% of probability) by a random factor (mutation). This procedure is repeated during a given number of generations. It is important to mention that the value of the mutation factor decreases as the number of generation increases, allowing the algorithm to

converge into a solution.




Fig. 4.16 Genetic algorithm optimization flow.

In order to evaluate the fitness of each chromosome (defining a  $\Sigma\Delta M$ ), it is necessary to determine its SNDR and others parameters (e.g. output swing, area, etc.). The existence of the quantizer in the modulator complicates this task. Using a linearized model of  $\Sigma\Delta M$  it is possible to obtain relatively simple equations that allow predicting its SNDR, however, these equations can introduce significant errors, especially in the case of large input signals. In case of modulators with orders larger than two, it is also difficult to predict modulator's stability. By simulating a behavior model of the modulator that includes the non-linear quantizer it becomes possible to obtain a much more reliable prediction of the SNDR value, however the simulation time is much longer and would result in an unacceptable long optimization time. The adopted solution first performs a coarse evaluation, where equations are used to predict the SNDR value and the potential instability of the  $\Sigma\Delta M$ . This produces a coarse fitness value and, if this value is larger than a certain threshold value, the  $\Sigma\Delta M$  undergoes a fine evaluation that allows obtaining better SNDR and stability estimations. Fine evaluation uses a Monte-Carlo (MC) analysis, which runs several simulation of a high level model including  $\Sigma\Delta M$ 's noise sources, where process and mismatch variations are added to chromosome under test. The fitness values of the chromosomes that undergo the fine evaluation are by design always larger than the fitness values of the chromosomes that only undergo coarse evaluation. Total fitness  $f_T$  is obtained as the product of  $M$  partial fitnesses,  $f_i$ , each one depending on  $i$ -th specification,  $s_i$ , as follows:

$$f_T = \prod_{i=1}^M f_i(s_i) \quad (4.65)$$



where the functions  $f_i(s_i)$  may assume two forms, depending on the desired target: either maximize or minimize (e.g. maximize the SNDR and minimize the area):

$$f_{i\_max}(s_i) = 1 - e^{-w_i \cdot (s_i / s_{i\_Des})} \quad (4.66)$$

$$f_{i\_min}(s_i) = e^{-w_i \cdot (s_i / s_{i\_Des})} \quad (4.67)$$

The  $s_i$  and  $s_{i\_Des}$  represent the achieved and desired specification, respectively. The variable  $w_i$  is a weight factor used to prioritize a given partial fitness.

The presented, hybrid, approach performs a more time consuming fine evaluation only on part of the chromosomes which shortens the optimization time. At the end of optimization process, a chromosome with the biggest fitness is the solution of the optimization problem. This allows selecting the design solution that is closest to the desired specification and that is the most insensitive to components variations.

## 4.9. Summary

In this chapter the active and passive  $\Sigma\Delta M$  structures have been compared. Equations of approximated processing gain of comparator have been derived as well. It has been demonstrated that both structures have the same behavior (produce the same output for given input signal) and the dead zones of passive  $\Sigma\Delta M$  are the same as in the case of active  $\Sigma\Delta M$  (as long as  $\beta_P = \beta_A$ ). The passive  $\Sigma\Delta M$ 's SQNR is mainly defined by the processing gain of the comparator,  $G_C$ , and the SNR is limited by thermal noise. Moreover, using an inter-stage gain helps attenuating thermal noises of second integrator and comparator as well as it additionally decreases the quantization noise. Finally, it was shown that an  $RC$  circuit using UIS can be used to implement a passive integrator.

Moreover, in this chapter there were presented the thermal and jitter noise analyzes of the proposed discrete-time and continuous-time integrators. In both structures, by increasing capacitor value the thermal noise contribution can be reduced. Passive  $\Sigma\Delta M$ s with the described discrete-time integrator using UIS are sensitive to the jitter because of their RZ DAC (similarly to continuous-time modulators). Susceptibility to jitter noise of the continuous-time integrator can be overcome by increasing the associated  $RC$  time constants.

In the last section of this chapter it has been described a systematic design methodology for optimization of  $\Sigma\Delta M$ s based on a genetic algorithm and using hybrid cost functions.



# 5. EXAMPLES OF PASSIVE AND PASSIVE-ACTIVE $\Sigma\Delta$ Ms

This chapter presents case studies and design examples of  $\Sigma\Delta$  architectures using the previously discussed passive integrators. The case studies here described include 1<sup>st</sup>-order, 3<sup>rd</sup>-order single-loop  $\Sigma\Delta$ Ms and cascaded MASH  $\Sigma\Delta$ Ms. The design examples refer to the 2<sup>nd</sup>-order single-loop  $\Sigma\Delta$  and the 2-1 MASH modulator that have been fabricated. The study provided in this chapter includes analyzes of the high level models as well as analyzes of the transistor level implementations of the proposed modulators.

## 5.1. Case Study: 1<sup>st</sup>-Order Discrete-Time $\Sigma\Delta$

### 5.1.1. Block Diagram and Transfer Functions

The block diagram of the 1<sup>st</sup>-order  $\Sigma\Delta$  is shown in Fig. 5.1. The input signal  $V_{in}$  is sampled in the S/H circuit and then it passes to the passive integrator (based on the UIS concept) that is represented by its  $Z$  transfer function (derived in Chapter 4.4). The output signal of the integrator enters the comparator that is followed by a D-type flip-flop that produces the output bit-stream  $D$ . These two blocks together have a delay of  $z^{-1/2}$ . The block diagram includes noise sources of the circuit; namely: thermal noise, comparator noise and quantization noise.




Fig. 5.1 Block diagram of the passive 1<sup>st</sup>-order  $\Sigma\Delta$ .

Fig. 5.2 depicts plots of the STF and the NTFs of the modulator, when the passive  $\Sigma\Delta$  is clocked with clock frequency of 100 MHz and with the components values given in Table 5.1. One can notice that, these plots, as well as the equations describing the transfer functions, are consistent with conclusions drawn in Chapter 4.1. The plots of the STF and the  $NTF_{TN1}$  show a plateau at the 0 dB level, meaning that  $E_{TN1}$  is added directly to  $V_{in}$ . The input referred noise voltage of the comparator ( $E_C$ ) can be critical in a passive  $\Sigma\Delta$  because the input voltage of the

comparator has small amplitude.  $E_C$  is not attenuated at low frequencies and at high frequencies it is amplified and shaped by the modulator's loop. As expected, the  $\text{NTF}_Q$  is a high-pass transfer function that, at low frequencies, is significantly attenuated by the comparator gain  $G_C$ . The approximated equation for  $G_C$  can be obtained from (4.12) showing that its value is inversely proportional to the integrator's  $\alpha$  factor, that is given in (4.30). This means that, a small  $\alpha$  value results in strong attenuation of the quantization noise  $E_Q$ . The equations of the transfer functions together with their values at DC are given below (considering  $b_1 = 1$ ).

$$\text{STF} = \frac{D}{V_m} = \frac{G_C \cdot \alpha \cdot z^{-\frac{3}{2}}}{1 + (b_1 \cdot G_C \cdot \alpha - \beta) \cdot z^{-1}}; \quad |\text{STF}(z=1)| = \frac{G_C}{G_C + 1} \approx 1 \quad (5.1)$$

$$\text{NTF}_C = \frac{D}{E_C} = \frac{G_C \cdot (1 - \beta \cdot z^{-1}) \cdot z^{-\frac{1}{2}}}{1 + (b_1 \cdot \alpha \cdot G_C - \beta) \cdot z^{-1}}; \quad |\text{NTF}_C(z=1)| = \frac{G_C}{G_C + 1} \approx 1 \quad (5.2)$$

$$\text{NTF}_Q = \frac{D}{E_Q} = \frac{(1 - \beta \cdot z^{-1}) \cdot z^{-\frac{1}{2}}}{1 + (b_1 \cdot \alpha \cdot G_C - \beta) \cdot z^{-1}}; \quad |\text{NTF}_Q(z=1)| = \frac{1}{G_C + 1} \approx \frac{1}{G_C} \quad (5.3)$$




Fig. 5.2 Ideal graphs of STF and NTFs of the 1<sup>st</sup>-order passive  $\Sigma\Delta\text{M}$ .

### 5.1.2. Circuit Implementation

In order to verify the UIS concept, two passive  $\Sigma\Delta\text{Ms}$  (with  $F_S = 100$  and 300 MHz) were fully designed and simulated at transistor level. The schematic of the differential modulator architecture is shown in Fig. 5.3. The modulator design parameters are summarized in Table 5.1. These parameters result in  $\alpha$  equal to 0.0036 (for  $F_S = 100$  MHz) and 0.0028 (for  $F_S = 300$  MHz).

The circuit is clocked with two non-overlapping phases, generated from a NAND based clock generator depicted in Fig. 5.4. The transmission gate equalizes the delay introduced by the input inverter. The internal inverters (marked with stars) are used to define the non-overlapping time between two phases.

Table 5.1 The 1<sup>st</sup>-order passive  $\Sigma\Delta$  design parameters.

Parameter	$F_s$	$C_{SH}$	$R$	$C_1$	$V_{ref+}; V_{ref-}$	$\alpha$
Value	100 MHz	10 pF	140 k $\Omega$	10 pF	1.1; 0 [V]	0.0036
	300 MHz	10 pF	60 k $\Omega$	10 pF	0.85; 0.25 [V]	0.0028




Fig. 5.3 Complete schematic of the passive 1<sup>st</sup>-order  $\Sigma\Delta$  modulator circuit.




Fig. 5.4 Generator of two non-overlapping phases.

The switches in the signal path require a larger input swing range than the one that could be provided by a transmission gate. Therefore, in this approach, they are designed as clock bootstrapped NMOS switches (Fig. 5.5). When the switch is ON, the transistor gate voltage is set to the level of  $V_{DD} + V_{SW\_IN}$ , where  $V_{SW\_IN}$  is the voltage at the input of the switch. In other words, during the ON state the  $V_{GS}$  voltage of the NMOS switch is close to  $V_{DD}$  regardless of  $V_{SW\_IN}$ . Therefore, the switch maintains good resistance linearity. This is done by charging a MOS capacitor (that is inside the bootstrapping circuit) during the off period. The drawback of this method is the added complexity to the circuit, reduced NMOS switch life-time due to



### 5.1.3. Electrical Simulations

Both passive  $\Sigma\Delta$ Ms, with  $F_S = 100$  MHz and  $F_S = 300$  MHz, were simulated by applying input sine wave signals with frequencies of 40 kHz and 46 kHz, respectively, and performing exhaustive electrical transient-noise simulations. The power spectral density of the output signals for an input signal with amplitude of  $600 \text{ mV}_{pp,diff}$ , are shown in Fig. 5.7. One can notice that, the circuits achieve 20 dB/decade noise shaping. Table 5.2 summarizes the circuits' performance parameters, for an input signal with  $600 \text{ mV}_{pp,diff}$  amplitude.




Fig. 5.7  $2^{15}$  point PSD of the 1<sup>st</sup>-order  $\Sigma\Delta$ M for  $F_S = 100$  MHz,  $F_S = 300$  MHz.

Table 5.2 Simulated key performance parameters of the 1<sup>st</sup>-order  $\Sigma\Delta$ Ms.

Tech. [ $\mu\text{m}$ ]	$V_{supply}$ [V]	$F_S$ [MHz]	BW [kHz]	SNR [dB]	SNDR [dB]	THD [dB]	$P_C$ [ $\mu\text{W}$ ]	FoM <sub>w</sub> [fJ/ conv.-step]
0.13-CMOS	1.1	100	300	63	62.3	-69	114	196.7
		300	300	71.6	68.7	-71.9	232	191

### 5.1.4. Case Study Summary

This section presented the case study of the 1<sup>st</sup>-order  $\Sigma\Delta$ M circuit with the discrete-time passive integrator using UIS. This approach, based on analysis provided in previous chapters, allowed building a  $\Sigma\Delta$ M with dynamic elements thus reducing the power dissipation. The electrical simulations confirmed validity of using the UIS concept in  $\Sigma\Delta$ Ms.

## 5.2. Design Example #1: 2<sup>nd</sup>-Order Discrete-Time $\Sigma\Delta$ M

In this section, the design example of the 2<sup>nd</sup>-order  $\Sigma\Delta$ M is described and analyzed. This circuit has been physically fabricated and its measured results are presented in Chapter 6.

### 5.2.1. Block Diagram and Transfer Functions

The linear model of the 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$  is shown in Fig. 5.8, where the two passive integrators are represented by their Z transfer functions that have been derived in Chapter 4.4. The input signal  $V_{in}$  is sampled by the S/H circuit and then it passes through the 1<sup>st</sup> integrator, the inter-stage gain  $G$  and, finally, it drives the 2<sup>nd</sup> integrator. The passive integrators are based on the UIS concept. Next, the signal is applied to the comparator that is followed by a D-type flip-flop (DFF) producing an output bit-stream  $D$ . The block diagram in Fig. 5.8 includes the main noise sources of the circuit; namely: thermal noises, comparator noise and quantization noise. Fig. 5.9 shows the plots of the STF and of the NTFs of the modulator, whose components values are given in Table 5.3. The plots of transfer functions are consistent with the conclusions drawn in Chapter 4.1, as well as with the conclusions derived from the analysis of the 1<sup>st</sup>-order  $\Sigma\Delta\text{M}$  presented in the previous section. In 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$ , the second feedback factor can be adjusted (lowered) resulting in higher comparator processing gain  $G_C$  than in case of 1<sup>st</sup>-order  $\Sigma\Delta\text{M}$ . This allows for stronger quantization noise attenuation. One can notice that, the inter-stage gain,  $G$ , additionally decreases (besides  $G_C$ ) the quantization noise and it helps attenuating the thermal noise of both, the second integrator and of the comparator.




Fig. 5.8 Linear model of the proposed  $\Sigma\Delta\text{M}$  based on UIS




Fig. 5.9 Ideal graphs of STF and NTFs of the 2<sup>nd</sup>-order passive  $\Sigma\Delta\text{M}$ .



In order to understand the sensitivity of the modulator to the variation of its coefficients with process and temperature, a 500-case Monte-Carlo (MC) analysis was performed (Fig. 5.10). The simulation used a high level model of the modulator, based on the block diagram of Fig. 5.8. It resulted in a mean SNDR value of 76 dB with a standard deviation of 2.2 dB. In each run, the values of the resistances, capacitances and transconductance were randomly changed using a Gaussian variable with a  $3\sigma$  value of 20 %. High level simulations were also used to determine the influence of the jitter noise of the clock in the performance of the modulator. These simulations showed that there is no degradation of the SNDR for jitter noise values smaller than 10 ps *rms*.




Fig. 5.10 Histogram of the SNDR obtained through 500-case MC analysis of 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$ .

### 5.2.2. Circuit Implementation

The complete schematic of the differential 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$  is shown in Fig. 5.11. The component values and gain coefficients are shown in Table 5.3.

The clock phases are generated by the circuit presented in Fig. 5.4 and the employed comparator is depicted in Fig. 5.6. The switches in the signal path are the clock bootstrapped NMOS switches shown in Fig. 5.5. These blocks are described in section 5.1.2. The feedback switches of the first integrator are simply realized by PMOS and NMOS transistors because  $V_{ref+}$  and  $V_{ref-}$  values are close to  $V_{DD}$  and  $V_{SS}$ , respectively. The feedback switches of the second integrator, the middle switches of both integrator and the switch connected to  $V_{CM}$  (common-mode voltage equal to  $V_{DD}/2$ ) are transmission gates formed by pairs of transistors (NMOS and PMOS), where the PMOS is sized four times wider than the NMOS. This allows obtaining similar ON-resistance of both types of transistors. Signals controlling feedback switches are obtained with use of AND gates.

A  $\Sigma\Delta\text{M}$  can be built using the passive  $RC$  integrator as shown in the previously described case study. This is straightforward in the case of a 1<sup>st</sup>-order  $\Sigma\Delta\text{M}$ ; however in case of a higher order modulator, it is necessary to cascade, at least, two passive integrators. When the capacitor in the

2<sup>nd</sup> integrator samples the voltage of the capacitor in the 1<sup>st</sup> integrator, partial charge redistribution between the two capacitors occurs, changing the voltage in the first capacitor. This problem is solved by using a simple gain stage in order to isolate the two integrators. Moreover, as previously explained, an inter-stage gain helps attenuating the thermal noise of the second integrator and of the comparator as well as additionally decreases (with  $Gc$ ) the quantization noise. This block is implemented as a differential pair loaded by resistors  $R_2$  and its gain is determined by  $G=gm \cdot R_2$  where  $gm$  is the transconductance of the differential pair. The resistance  $R_2$  is also a part of the  $RC$  time constant of the 2<sup>nd</sup> integrator that determines the value of  $\alpha_2$ . The bias current of this gain circuit,  $I_{buff}$ , has a small value (8  $\mu$ A), because its resistors are large in order to achieve the UIS condition.

As described in section 4.2 the equivalent comparator's gain is approximated as  $G_c=1/(\alpha_2 \cdot b_2)$ . This requires  $\alpha_2 \ll 1$  and  $b_2 < 1$  to increase this gain and, consequently, the quantization noise is suppressed. The output voltage of the 1<sup>st</sup> integrator is mainly composed by the high frequency  $E_Q$  signal and the  $V_{in}$  component is only a fraction of this voltage because the first feedback cancels a significant part of  $V_{in}$ . The 1<sup>st</sup> integrator has to provide attenuation ( $\sim G/b_2$ ) to guaranty that output amplitude of block  $G$  is smaller than the feedback voltage of the 2<sup>nd</sup> integrator (to avoid saturation). Moreover, the distortion added to  $V_{in}$  by  $G$  (a differential pair) is reduced due to the small value of  $V_{in}$  in the output signal of the 1<sup>st</sup> integrator.




Fig. 5.11 Complete schematic of the  $\Sigma\Delta$ M including clocking circuitry

Table 5.3 Passive component values and gain coefficients.

Parameter	$C_{SH}$	$R_1$	$R_2$	$C_1$	$C_2$	$G$	$V_{ref1+}; V_{ref1-}$	$V_{ref2+}; V_{ref2-}$
Value	7 pF	140 k $\Omega$	140 k $\Omega$	3.5 pF	10 pF	6	1.2; 0 [V]	0.66; 0.44 [V]
Parameter	$\alpha_1$	$\alpha_2$	$b_2$					
Value	0.01	0.0036	0.22					


### 5.2.3. Electrical Simulations

The 2<sup>nd</sup>-order  $\Sigma\Delta$ M, with  $F_S = 100$  MHz, has been simulated by applying input sine wave signals with frequency of 61 kHz and performing exhaustive electrical transient-noise simulations. The power spectral density of the output signal for an input signal with amplitude of 600 mV<sub>pp,diff</sub> is

shown in Fig. 5.12. One can notice that, the circuit achieves 40 dB/decade noise shaping. Table 5.4 summarizes the 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$ 's performance parameters, for an input signal with 600 mV<sub>pp,diff</sub> amplitude.

**Table 5.4 Simulated key performance parameters of the 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$ .**

Tech. [ $\mu\text{m}$ ]	$V_{\text{supply}}$ [V]	$F_s$ [MHz]	BW [kHz]	SNR [dB]	SNDR [dB]	$P_C$ [ $\mu\text{W}$ ]	FoM <sub>w</sub> [fJ/ conv.-step]
0.13-CMOS	1.2	100	300	78.6	74	220	90



**Fig. 5.12 PSD with 2<sup>13</sup> point of the output bit-stream of the  $\Sigma\Delta\text{M}$ , obtained by electrical transient noise simulation of the complete circuit, for 2 mV<sub>pp,diff</sub> and 600 mV<sub>pp,diff</sub> amplitudes of the input signal.**

#### 5.2.4. Design Example Summary

This section presented the design example of 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$  with the discrete-time passive integrators using UIS. This circuit was designed in a 130 nm CMOS technology and is has been decided to send it to fabrication in order to prove of the UIS concept (its measured results are presented in Chapter 6). In the next section there are presented case studies of higher order  $\Sigma\Delta\text{M}$ s.

### 5.3. Case Studies of Higher Order Architectures of $\Sigma\Delta\text{M}$ s

This section discusses several higher order  $\Sigma\Delta\text{M}$  architectures that were studied and subjected to the genetic algorithm based optimization process in order to explore their potential for achieving high performance. The presented architectures are: single-loop 3<sup>rd</sup>-order  $\Sigma\Delta\text{M}$ , SMASH and MASH modulators.

The optimization methodology used in testing the  $\Sigma\Delta\text{M}$ s is described in Chapter 4.8. It is an

iterative procedure based on the genetic algorithm (GA) using hybrid cost functions. Referring to Fig. 4.16 the list of specifications comprises the sampling frequency,  $F_S$ , the modulator bandwidth (BW) and desired value of the SNDR that defines the fitness  $f_T$ . The first stage of the optimization is a coarse evaluation, in which, stability condition is checked. The coarse SNDR is calculated with use of the following noise powers:  $P_Q$  - quantization,  $P_{TN}$  - thermal and  $P_C$  - comparator (in case of cascaded structures the first stage SNDR is calculated):

$$P_Q = \frac{2 \cdot \Delta^2}{12 \cdot F_S} \int_0^{BW} |NTF_Q(F)|^2 dF \quad (5.4)$$

$$P_{TN} = \frac{2 \cdot k \cdot T}{C_i \cdot \alpha_i \cdot F_S} \int_0^{BW} |NTF_{TN}(F)|^2 dF \quad (5.5)$$

$$P_C = \frac{2 \cdot \sigma_C^2}{F_S} \int_0^{BW} |NTF_C(F)|^2 dF \quad (5.6)$$

where  $\sigma_c = 140 \cdot 10^{-6}$   $\mu\text{V}$  is the input referred noise of the comparator was obtained from an electrical transient noise simulation of this circuit (Fig. 5.6).

Next, the obtained value of the SNDR is used to calculate  $f_T$  from (4.66). When the modulator is stable and the resulting  $f_T$  is sufficient (given value, in this case corresponding to SNDR = 60 dB) the fine evaluation is performed using the high level model of the  $\Sigma\Delta\text{M}$  to calculate the SNDR of the circuit, for a given set of design variables ( $R$ 's,  $C$ 's,  $G$ 's ...). This model includes the behavior of the comparator and, therefore, the impact of this component in the circuit's linearity is included in the optimization procedure. The high level model also includes the thermal noise sources of the circuit, and consequently, it explores the trade-offs between noise and linearity. Only the non-linear behavior of the differential pair is not included. This limitation is addressed, by imposing a limit for the output voltage swing of the first integrator (this will be further explained during the analysis of the 3<sup>rd</sup>-order  $\Sigma\Delta\text{M}$ ), forcing the algorithm to select only the design solutions that have the output swing of input of the first gain block smaller than a given value (e.g. 80 mV<sub>pp,diff</sub> if the  $G$  of the gain block is  $\sim 20$  dB). The final design solution is the one achieving the best SNDR. This procedure was applied to different  $\Sigma\Delta\text{M}$  architectures under study in order to determine the one with the best potential for implementing a high performance  $\Sigma\Delta\text{M}$  based on UIS.

### 5.3.1. Third-Order $\Sigma\Delta\text{M}$

The first architecture to be explored is a 3<sup>rd</sup>-order multi feedback and feed-forward  $\Sigma\Delta\text{M}$ . Its conceptual block diagram is illustrated in Fig. 5.13, where each feedback and feed-forward includes a separate coefficient. The feed-forward paths are difficult to implement due to the large signal amplitude difference between the different nodes of the circuit (e.g.  $V_{in} = 600$  mV<sub>pp,diff</sub> while  $V_{Int2\_out} \approx 40$  mV<sub>pp,diff</sub>). For the same reason, the feedback paths marked in red

would require additional gain blocks. Due to this, architectures with these additional feedback and feed-forward paths are automatically rejected by the optimizer.




Fig. 5.13 A 3<sup>rd</sup>-order multi feedback and feed-forward  $\Sigma\Delta\text{M}$

The block diagram of the selected architecture of the 3<sup>rd</sup>-order  $\Sigma\Delta\text{M}$  is depicted in Fig. 5.14. Its simplified single-ended schematic is presented in Fig. 5.15. The adjacent integrators are separated by two gain stages  $G_1$  and  $G_2$  (implemented as a differential pair circuit loaded by resistors  $R_2$  and  $R_3$ , respectively). The comparator, with zero threshold voltage, amplifies the small amplitude signal at the output of the third integrator into a digital level (1.1 V or 0 V). The comparator is followed by a D-type flip-flop (DFF), producing the output bit stream  $D$ .




Fig. 5.14 A block diagram of the 3<sup>rd</sup>-order  $\Sigma\Delta\text{M}$ .




Fig. 5.15 A simplified single-ended version of the 3<sup>rd</sup>-order  $\Sigma\Delta\text{M}$  circuit.

The modulator was first optimized to work with  $F_S = 100$  MHz. Then the circuit sized with the parameters obtained from optimization parameters was subjected to electrical simulations. Results from the optimizer and from the electrical transient simulations are shown in Table 5.5. One can notice that, in the case of the electrical transient simulation with the transistor level gain blocks, the SNDR is strongly reduced by the distortion introduced by this gain circuits, causing appearance of high harmonics. It was observed that the first gain block  $G_1$  (a simple differential pair) introduces significant distortion because of its nonlinear gain characteristic.

Although, the 1<sup>st</sup> integrator's output signal is mainly composed by the high frequency  $E_O$  signal because the first feedback  $b_1$  cancels a significant part of  $V_{in}$  at its input (thus reducing distortion added to by  $G_1$ ), the amplitude of the input signal of  $G_1$  should be limited or otherwise, the distortion can become the dominant factor limiting circuit's SNDR. As mentioned before, to overcome this issue, the output swing of the first integrator's signal has to be limited. This condition implies that the other gain blocks  $G_2$  and  $G_3$  will not introduce distortion once their input signals are additionally attenuated by the other passive integrators.

**Table 5.5 Simulated key performance parameters of the 3<sup>rd</sup>-order  $\Sigma\Delta$  ( $F_S = 100$  MHz).**

Simulation	$F_S$ [MHz]	BW [MHz]	SNDR [dB]	SNR [dB]	THD [dB]
GA optimization – high level	100	0.7	75.5	76.3	-83
Electrical sim. - ideal components			75	76.5	-85
Electrical sim. - real gain blocks			55.6	76.3	-55.6

The previous study and analysis have shown that 1<sup>st</sup>, 2<sup>nd</sup> and 3<sup>rd</sup>-order  $\Sigma\Delta$  architectures using passive and passive-active structures are capable to achieve moderate resolution ( $62 \text{ dB} < \text{SNDR} \leq 74 \text{ dB}$ ). If the nonlinearity of the gain stages is properly addressed, the circuit's SNDR is mainly limited by the thermal noise. This noise contribution can be lowered by increasing size of the capacitances in the integrators or by increasing OSR. However, very big capacitances would lead to a large active area of the fabricated circuit, while an increase of the OSR could be realized by decreasing bandwidth or increasing  $F_S$  (that would increase the power consumption). These constraints define the most suitable resolution and bandwidth application for the passive-active  $\Sigma\Delta$  structure. Therefore, it was decided to design a moderate resolution ( $62 \text{ dB} < \text{SNDR} \leq 74 \text{ dB}$ )  $\Sigma\Delta$  for a medium signal bandwidth ( $5 \text{ MHz} < \text{BW} \leq 20 \text{ MHz}$ ), which occupies small active area. Due to the available technology (CMOS 65 nm) and in order to minimize the risk of comparator metastability, it was decided that the maximum acceptable value of the clock frequency would be 1 GHz.

Considering the new requirements, the next optimizations have been carried out on the architectures of 2<sup>nd</sup> and 3<sup>rd</sup>-order  $\Sigma\Delta$ s working with  $F_S = 1$  GHz. During the preliminary analysis a signal bandwidth of 10 MHz and a SNDR larger than 70 dB have been targeted. As mentioned before, an additional limitation of the 1<sup>st</sup> gain block input amplitude was included into the procedure of the fine evaluation. The resulting performance is presented in Table 5.6. One can notice that, the improvement of the SNDR in the 3<sup>rd</sup>-order  $\Sigma\Delta$  structure over the 2<sup>nd</sup>-order one is not significant. This is because, the output swing amplitudes of the 2<sup>nd</sup> and 3<sup>rd</sup> integrators are small in order to keep the loop stable. That makes their thermal noise contribution more significant. Moreover, taking into consideration the possible instability issues of the 3<sup>rd</sup>-order structure, it was decided to adopt this architecture. Furthermore, the 2<sup>nd</sup>-order structure was also not selected because of its insufficient SNDR value.

Table 5.6 GA optimization results of the 3<sup>rd</sup>-order  $\Sigma\Delta\text{M}$  ( $F_S = 1$  GHz).

Type of $\Sigma\Delta\text{M}$	$F_S$ [GHz]	BW [MHz]	SNDR [dB]	SNR [dB]	THD [dB]
2 <sup>nd</sup> -order	1	10	64	64	-83.6
3 <sup>rd</sup> -order			67	68	-80

### 5.3.2. SMASH $\Sigma\Delta\text{M}$

The next architecture of  $\Sigma\Delta\text{M}$  to be studied is the SMASH. It has the advantage of cascading two stages  $\Sigma\Delta\text{M}$ s without requiring digital cancellation logic. Therefore, contrary to MASH structure, it does not have the problem of mismatch between analog (the  $\Sigma\Delta\text{M}$  stages) and digital (the digital cancellation logic) transfer functions that can degrade the modulator's performance. The SMASH circuit is less sensitive to non-idealities like finite op-amp and variations of modulator's coefficients. The 4<sup>th</sup> order SMASH  $\Sigma\Delta\text{M}$  is shown Fig. 5.16. The output signal  $D_{SMASH}$  is obtained from direct subtraction of outputs  $D_1$  and  $D_2$ . In order for the SMASH architecture to work properly, the input signal of the 2<sup>nd</sup> stage has to be the quantization noise of the 1<sup>st</sup> stage,  $E_{Q1}$ . It can be relatively easy extracted by a subtracting block when a comparator's gain is close to unity. In case of the passive  $\Sigma\Delta\text{M}$ , the comparator gain is much larger than unity, meaning that the comparator's input signal amplitude ( $\sim 30$  mV<sub>pp,diff</sub>) is much smaller in comparison to its output ( $\sim V_{DD}$ ). Therefore, it is difficult to extract the  $E_{Q1}$  and consequently obtain a proper quantization noise,  $E_{Q1}$ , cancellation, due to large  $G_{C1}$ . During various attempts the genetic algorithm optimization procedure could not converge to obtain a valid design solution able to correctly cancel  $E_{Q1}$ . Therefore, it was concluded that the SMASH architecture could not be implemented using passive  $\Sigma\Delta\text{M}$ s.




Fig. 5.16 A 4<sup>th</sup> order SMASH  $\Sigma\Delta\text{M}$ .

### 5.3.3. MASH $\Sigma\Delta\text{M}$

Fig. 5.17 presents the 4<sup>th</sup> order MASH modulator built using two 2<sup>nd</sup>-order  $\Sigma\Delta$ Ms. The advantage of the MASH architecture is that it allows obtaining stable modulator operation with higher order noise shaping and it allows cancelling the 1<sup>st</sup> stage quantization noise,  $E_{Q1}$ . Moreover,  $E_{Q1}$  does not need to be an input signal of the 2<sup>nd</sup> MASH stage. It is possible to apply the input of the 1<sup>st</sup> stage comparator to the input of the 2<sup>nd</sup> stage  $\Sigma\Delta$ M. In this architecture it is necessary to use digital cancellation logic. The 2+2 MASH modulator, depicted in Fig. 5.17, clocked at  $F_S = 1$  GHz was subjected to the genetic algorithm optimization process.




Fig. 5.17 A 4th order MASH  $\Sigma\Delta$ M.

The results of this optimization, together with the results of the previously presented architectures, are depicted in Table 5.7. This table also shows results of the 2–1 MASH structure, that achieves the same performance as 2+2 MASH modulator. This is because, in case of 2+2 MASH structure, the thermal noise contribution of the 2<sup>nd</sup> stage becomes more significant (due to low amplitudes of its integrators' output signals) and it cancels the advantage of adding an additional order. This could be circumvented by using very high  $G_{Mid}$  (e.g.  $\sim 100$ ) that would increase the 2<sup>nd</sup> stage input amplitude but the feasible value of  $G_{Mid}$  is from  $\sim 10$  to  $\sim 15$  (for a gain block consisting a differential pair loaded by resistors). Moreover, the 2–1 MASH architecture requires simpler digital cancellation logic than the 2+2 MASH.

Table 5.7 GA optimization results of four  $\Sigma\Delta$ M architectures clocked at  $F_S = 1$  GHz.

Type of $\Sigma\Delta$ M	$F_S$ [GHz]	BW [MHz]	SNDR [dB]	SNR [dB]	THD [dB]
2 <sup>nd</sup> -order	1	10	64	64	-83.6
3 <sup>rd</sup> -order			67	68	-80
MASH 2+2			77	77.6	-86.4
MASH 2–1			77	77.8	-86

### 5.3.4. Case Studies Summary



The analysis of different higher order  $\Sigma\Delta$  topologies, supported by the design methodology based on optimization, revealed that the passive-active modulator structure is suitable for moderate resolutions ( $62 \text{ dB} < \text{SNDR} \leq 74 \text{ dB}$ ) and medium signal bandwidths ( $5 \text{ MHz} < \text{BW} \leq 20 \text{ MHz}$ ) applications. Therefore, it was decided to design a  $\Sigma\Delta$  achieving SNDR larger than 70 dB for a signal bandwidth of 10 MHz that occupies small active area. The genetic algorithm optimization results presented in Table 5.7, shows that the 2–1 MASH modulator achieves the best performance over 10 MHz signal bandwidth. Therefore, the next section will describe, as a design example, the implementation and the practical realization of this architecture.

## 5.4. Design Example #2: Continuous-Time 2-1 MASH $\Sigma\Delta$

The goal of the  $\Sigma\Delta$  design presented in this section is to achieve  $\text{SNDR} > 70 \text{ dB}$  in a signal bandwidth of 10 MHz. The MASH architecture was chosen as the most promising for this purpose, as pointed out in the previous section. The technique used in case of passive  $\Sigma\Delta$ s requires higher clock frequencies than other techniques used to design  $\Sigma\Delta$ s. This means that, if the signal bandwidth is increased, the clock frequency has to increase in order to maintain the circuit's peak SNDR.

Section 4.5 presented the implementation of the continuous-time passive integrator using UIS. The advantage of the continuous-time structure over the discrete-time is a lack of switches in the signal path. These switches can introduce distortion (due to the variation of ON resistance) and require power hungry bootstrapping circuitry to partially reduce their nonlinearity. When the clock frequency increases, these switches have to increase in size, and their associated parasitic capacitance become larger, resulting in the appearance of second-order effects in the passive integrator circuit. The large switches also result in increased clock feed-through and charge injection that can degrade the common-mode voltage of the circuit and provide additional distortion. Therefore, the continuous-time integrator structure has been adopted to build a cascaded 2-1 MASH  $\Sigma\Delta$ .

### 5.4.1. Block Diagram and Transfer Functions

The block diagram of the continuous-time 3<sup>rd</sup>-order 2-1 MASH  $\Sigma\Delta$  is presented in Fig. 5.18. It consists of two stages: a 2<sup>nd</sup>-order and a 1<sup>st</sup>-order  $\Sigma\Delta$ s and of the digital cancellation logic (DCL) that combines the outputs of both stages ( $D_1$  and  $D_2$ ) to cancel  $E_{Q1}$  and shape  $E_{Q2}$  by  $\text{NTF}_{Q1}$ . Signal  $V_{int2}$  is the input signal of the comparator in the first stage  $\Sigma\Delta$  (2<sup>nd</sup>-order) that is amplified by  $G_{Mid}$  and applied to input of the second stage  $\Sigma\Delta$ . The block diagrams of the 1<sup>st</sup> and the 2<sup>nd</sup> MASH stages are depicted in Fig. 5.19 and Fig. 5.20, respectively. In these diagrams each integrator is represented by its equivalent  $Z$  transfer function  $H_i(z) = \alpha_i / (1 - \beta_i z^{-1})$  that was derived previously in Chapter 4.5. Coefficients  $b_1$ ,  $b_2$  and  $b_3$  denote feedback coefficients. They are obtained using the factor  $\gamma$  from (4.45) and (4.41) and dividing it by  $\alpha$ . They can be approximated as:

$$b_1 \approx \frac{V_{ref1,2}}{\alpha_1} \cdot \frac{C_{f1}}{C_1 + C_{f1}}; \quad b_2 \approx \frac{V_{ref1,2}}{\alpha_2} \cdot \frac{C_{f2}}{C_2 + C_{f2}}; \quad b_3 \approx \frac{V_{ref3}}{\alpha_3} \cdot \frac{C_{f3}}{C_3 + C_{f3}} \quad (5.7)$$

where  $V_{ref1,2}$  is the reference voltage applied to the 1<sup>st</sup> and 2<sup>nd</sup> integrators and  $V_{ref3}$  is the reference voltage applied to the 3<sup>rd</sup> integrator. The gains of the comparators  $G_{C1}$  and  $G_{C2}$  can be approximated as  $G_{C1}=1/(\alpha_2 \cdot b_2)$  and  $G_{C2}=1/(\alpha_3 \cdot b_3)$ .

Blocks  $G$  and  $G_{Mid}$  separate adjacent integrators in order to prevent loading effect and provide gain (~20 dB). Next, in each MASH stage a single-bit quantizer (comparator) is used, followed by a D-type flip-flop. These two blocks together have a delay of  $z^{-1}$ . The component values,  $\alpha_i$  factors, comparators' gains and feedback factors are shown in Table 5.8. The block diagram from Fig. 5.19 and Fig. 5.20 include the noise sources of the circuits, namely: thermal noise, comparator noise and quantization noise.




Fig. 5.18 Block diagram of the proposed 2-1 MASH  $\Sigma\Delta M$ .




Fig. 5.19 Block diagram of the proposed first stage  $\Sigma\Delta M$ .




Fig. 5.20 Middle gain block  $G_{Mid}$  and the proposed second stage  $\Sigma\Delta M$ .

Since the proposed  $\Sigma\Delta\text{M}$  (build using the passive integrators derived in section 4.5) can be equivalently described in the  $Z$  domain, an analysis of the block diagrams from Fig. 5.19 and Fig. 5.20 and analysis of their transfer functions leads to the same conclusions as in case of discrete-time 1<sup>st</sup> and 2<sup>nd</sup>-order  $\Sigma\Delta\text{Ms}$  described in sections 5.1 and 5.2. Fig. 5.21 depicts the plots of the STF and of the NTFs of the first stage of MASH modulator. These plots are consistent with conclusions drawn in section 4.1 and the equations describing the circuit transfer functions. Briefly summarizing:  $E_{TN1}$  is added directly to  $V_{in}$ ; the level of  $E_C$  can be critical in a passive  $\Sigma\Delta\text{M}$ ;  $\text{NTF}_{Q1}$  is a high-pass transfer function that, in low frequencies, is significantly attenuated by the comparator gain  $G_{C1}$ . Moreover, the inter-stage gain  $G$  helps attenuating  $E_{TN2}$  and  $E_{C1}$  as well as additionally decreases (besides  $G_{C1}$ ) the quantization noise  $E_{Q1}$ . The equations of the transfer functions of the first MASH stage together with their values at DC are given below.

In order to analyze  $\text{STF}_1$  from (5.9) one should take into consideration that it is relative to  $b_1$ , meaning that  $V_{in}$  cannot exceed  $b_1$  and maximum theoretical ( $V_{in}/b_1$ ) is 1. This means that, at DC  $\text{STF}(z=1) \approx 1$ .

$$\text{STF}_1 = \frac{D_1}{V_{in}} = \frac{G \cdot G_{C1} \cdot z \cdot \alpha_1 \cdot \alpha_2}{z^2 + z \cdot (G_{C1} \cdot (b_2 + G \cdot b_1 \cdot \alpha_1) \cdot \alpha_2 - \beta_1 - \beta_2) + \beta_1 \cdot (-G_{C1} \cdot b_2 \cdot \alpha_2 + \beta_2)} \quad (5.8)$$

$$\text{STF}_1(z=1) = \frac{G_{C1} \cdot G}{1 + G_{C1} \cdot G \cdot \left(b_1 + \frac{b_2}{G}\right)} \approx \frac{G_{C1} \cdot G}{G_{C1} \cdot G \cdot b_1} \approx \frac{1}{b_1} \quad (5.9)$$

$$\text{NTF}_{Q1}(z) = \frac{D_1}{E_{Q1}} = \frac{(z - \beta_1) \cdot (z - \beta_2)}{z^2 + z \cdot [G_{C1} \cdot \alpha_2 \cdot (b_2 + G \cdot b_1 \cdot \alpha_1) - \beta_1 - \beta_2] + \beta_1 \cdot (\beta_2 - G_{C1} \cdot b_2 \cdot \alpha_2)} \quad (5.10)$$

$$\text{NTF}_{Q1}(z=1) = \frac{1}{1 + G_{C1} \cdot G \cdot \left(b_1 + \frac{b_2}{G}\right)} \approx \frac{1}{G_{C1} \cdot G \cdot b_1} \quad (5.11)$$

$$\text{NTF}_{C1}(z=1) = \frac{G_{C1}}{1 + G_{C1} \cdot G \cdot \left(b_1 + \frac{b_2}{G}\right)} \approx \frac{G_{C1}}{G_{C1} \cdot G \cdot b_1} \approx \frac{1}{G_1 \cdot b_1} \quad (5.12)$$

The equations of  $\text{STF}_2$  and  $\text{NTF}_{Q2}$  of the second MASH stage are given below.

$$\text{STF}_2 = \frac{G_{C2} \cdot \alpha_3}{z + G_{C2} \cdot b_3 \cdot \alpha_3 - \beta_3} \quad (5.13)$$

$$\text{NTF}_{Q2} = \frac{1 - \beta_3 \cdot z^{-1}}{z + G_{C2} \cdot b_3 \cdot \alpha_3 - \beta_3} \quad (5.14)$$




Fig. 5.21 Ideal graphs of STF and NTFs of the first stage of the MASH modulator, the 2<sup>nd</sup>-order  $\Sigma\Delta$ M.

As mentioned before, the equivalent comparators' gain is approximated as  $G_{C1}=1/(\alpha_2 \cdot b_2)$  and  $G_{C2}=1/(\alpha_3 \cdot b_3)$ . This requires  $\alpha_{2,3} \ll 1$  and  $b_{2,3} < 1$  in order to increase these gains and, consequently, provide more quantization noise attenuation.

The output voltage of the 1<sup>st</sup> integrator is mainly composed by the high frequency  $E_{Q1}$  signal and the  $V_{in}$  component is only a fraction of this voltage because the first feedback cancels a significant part of  $V_{in}$ . This implies two things. Firstly, a significant part of the power of the 1<sup>st</sup> integrator output signal is located in higher frequencies. The 1<sup>st</sup> integrator has to provide attenuation ( $\sim G/b_2$ ) to guaranty that output amplitude of  $G$  is smaller than the feedback voltage of the second integrator (to avoid saturation). This requires  $\alpha_1 \approx 1/(G/b_2) \ll 1$ . Secondly, due to the small value of  $V_{in}$  in the output signal of the 1<sup>st</sup> integrator, distortion added to  $V_{in}$  by  $G$  (a single differential pair) is reduced and the maximum voltage swing of this gain block input signal does not have to be limited very strongly. In case of the proposed circuit, this is addressed by reducing the 1<sup>st</sup> integrator output swing to 80 mV<sub>pp,diff</sub>. This is achieved during the optimization process (described earlier). The  $gm$  of the differential pair of the second gain block  $G_{Mid}$  does not introduce significant distortion because its input signal amplitude is very small. The output swing (OS) of each integrator is presented in Fig. 5.22, which depicts schematic of the MASH  $\Sigma\Delta$ M.

The feedback factors  $b_{2,3}$  should be kept small to increase the loop gains of both stages (by increasing  $G_{C1,C2}$ ). However, making  $b_{2,3}$  too small requires higher attenuation of the 1<sup>st</sup> integrator, making its thermal noise contribution more significant. As mentioned before, the SNR of the passive  $\Sigma\Delta$ M is limited by the integrators' thermal noises, which are defined by values of  $C$ 's and by the comparator thermal noise that can be controlled by its proper sizing (described in the next section). The circuit has to be designed taking into account all the

mentioned constraints. In this work, the design solution was obtained through the optimization process.

**Table 5.8 The 2-1 MASH passive  $\Sigma\Delta$  design parameters.**

$C_1$ [pF]	$C_2$ [pF]	$C_3$ [pF]	$R_1$ [k $\Omega$ ]	$R_2$ [k $\Omega$ ]	$R_3$ [k $\Omega$ ]	$C_{f1}$ [fF]	$C_{f2}$ [fF]	$C_{f3}$ [fF]	$G$ [dB]	$G^{Mid}$ [dB]	$V_{ref1,2}$ [V]	$V_{ref3}$ [V]
13.7	2.1	2.3	2.1	10	20	220	13	7	19.6	19.6	0.9	0.44
$C_{CM1}$ [pF]	$C_{CM2}$ [pF]	$C_{CM3}$ [pF]		$\alpha_1$	$\alpha_2$	$\alpha_3$	$G_{c1}$ [dB]	$G_{c2}$ [dB]	$b_1$	$b_2$	$b_3$	
2.5	0.47	0.5		0.015	0.021	0.0097	46	59	0.84	0.23	0.12	

### 5.4.2. Circuit Implementation

A complete schematic of the differential MASH modulator is presented in Fig. 5.22. The two stages are the 2<sup>nd</sup> and the 1<sup>st</sup>-order  $\Sigma\Delta$ M, respectively. The component values,  $\alpha_i$  factors, comparators' gains and feedback factors can be found in Table 5.8. The modulator is based on the passive integrators previously described in Chapter 4.5. In each integrator, during one phase, the feedback signal is applied to the main capacitor  $C_i$  by transferring charge from the feedback capacitor  $C_{fi}$  that in the proceeding phase was connected to the adequate  $\pm\Delta V_{ref-i}$  voltage. The integrators are described with following  $\alpha$  and  $\beta$  values that are taken from (4.48):

$$\alpha_i = \frac{T_s}{2 \cdot R_i \cdot (C_i + C_{fi})} \quad \beta_i \approx \frac{C_i}{C_i + C_{fi}} \cdot (1 - \alpha_i) \quad (5.15)$$

where the  $C_i$  is in fact an equivalent capacitance of the differential capacitor  $C$  and two common-mode capacitors  $C_{CM}$ . The additional capacitors  $C_{CM}$  are used to help reducing the common-mode voltage swing at the integrator's output. This common-mode voltage swing can be caused by the common-mode charge injection of the switches connected to the integrators nodes.

The circuit is clocked with two non-overlapping phases generated from NAND based clock generator depicted in Fig. 5.23. The internal inverters (marked with stars) are used to define the non-overlapping time between two phases. The feedback switches are implemented as transmission gates formed by pairs of transistors (NMOS and PMOS) and signals controlling feedback switches are obtained using AND gates.

The parasitic capacitances  $C_p$  of the switches connecting capacitors  $C_i$  and  $C_{fi}$ , depend on the node voltage and therefore, vary with the input signal, meaning that  $C_p$  has different value for the maximum and minimum amplitude of  $V_{in}$ . Nevertheless, these parasitic capacitances are very small in comparison to  $C_i$  and  $C_{fi}$  and their variation does not introduce significant distortion. In the case of the 1<sup>st</sup> integrator, simulation results show that  $C_{p\_min}$ =6.9 fF,  $C_{p\_max}$ =12 fF and the variation from the average value of  $C_p$  is  $\Delta C_p$ =0.017% of  $C_1+C_{f1}$ . The values of  $C_p$  and  $\Delta C_p$  in other integrators are even smaller and their impact is less significant.




Fig. 5.22 Schematic of the proposed MASH modulator.




Fig. 5.23 NAND based two-phase clock generator.

Blocks  $G$  and  $G_{Mid}$  separate adjacent integrators preventing loading and provide gains ( $\sim 20$  dB). They are implemented as differential pairs loaded by resistors (Fig. 5.24). These resistors, besides being the load of the gain stages, are also part of the  $RC$  time constants of the 2<sup>nd</sup> and 3<sup>rd</sup> integrators. The low gain amplifiers use the resistances because this provides a gain that is well determined ( $G = gm \cdot R$ ). If an active load was used instead, the gain would depend on the  $r_{ds}$  value of the load transistors. The variation of  $r_{ds}$  would also increase the variation of the  $RC$  constant of the integrator and since  $r_{ds}$  varies with  $V_{ds}$  it could also introduce extra distortion into

the circuit. Since the output common-mode voltage,  $V_{O\_CM}$ , of the gain blocks can change according to process, temperature and supply voltage (PVT) variations, a replica bias circuit is used to adjust the buffers' output common-mode voltages to the desired value (half of  $V_{DD}$ ) by regulating their bias currents [99, 100], as shown in Fig. 5.24.




Fig. 5.24 The Gain Blocks with the replica bias circuit.

The outputs of the second and third integrators are connected to the comparators. Each comparator, depicted in Fig. 5.6, must amplify a small amplitude signal into a digital level ( $V_{DD}$  or 0 V) and, therefore, they should have a large gain. This can be achieved by employing positive-feedback (a back-to-back inverter connection) in the comparators. This structure is based on the sense amplifier described in [98]. In order to minimize its noise contribution its sizing is based on the noise analysis presented in [101]. There are two main factors that influence the input referred noise of the comparator. By increasing these factors, that are shown in (5.16), the input referred noise decreases.

$$\frac{\beta_{MN2}}{\beta_{MN3}} = \frac{W_{MN2} / L_{MN2}}{W_{MN3} / L_{MN3}}, \quad \frac{\beta_{MN1}}{\beta_{MN3}} = \frac{W_{MN1} / L_{MN1}}{W_{MN3} / L_{MN3}} \quad (5.16)$$

It was decided not to relax the design of the first comparator (that experiences a larger input signal amplitude than the second one) in order to maximize performance of the first stage  $\Sigma\Delta M$ . The sigma value of the input referred noise of the comparator, operating at 1 GHz, is:  $\sigma_e = 140 \mu\text{V}$ . This value was used in the optimization process. Moreover, the comparator and the D-type flip-flop were designed to minimize the risk of metastability. These two circuits guaranty that after 500 ps (half clock cycle) the output is a clear logic level.

### 5.4.3. Digital Cancellation Logic (DCL) Implementation

The output signals from both stages,  $D_1$  and  $D_2$ , enter the DCL block that is presented in Fig. 5.18. Excess-loop-delays of both stages are equal to  $T_s$  and in  $Z$  domain are interpreted as a  $z^{-1}$  delays. Constant value of excess-loop-delay facilitates proper operation of the digital cancellation logic. Since the signal  $D_2$ , besides the quantization noise of the 1<sup>st</sup> and 2<sup>nd</sup> stages ( $E_{Q1}$  and  $E_{Q2}$ ) also contains the input signal  $V_{in}$  the DCL performs operation of cancellation of

$V_{in}$  (from  $D_2$ ) and  $E_{Q1}$  (from  $D_1$  and  $D_2$ ). The quantization noise  $E_{Q2}$  is shaped by the noise transfer functions of both stages, achieving 60 dB/decade noise shaping. The  $1/G_{C1}$  gain block inside the DCL compensates the first stage comparator gain. The  $z^{-1}$  and  $z$  blocks compensate the delay of the first stage D-type flip-flop. The DCL can be simplified considering that the objective is to cancel the quantization noise of the first modulator only inside the signal band (up to 10 MHz). Since the denominators of  $NTF_{Q1}$  and  $STF_2$  have poles located at higher frequencies than the signal band, it is only necessary to use the DC gain factor of the denominator part. This is done by evaluating the denominators of  $NTF_{Q1}$  and  $STF_2$  at  $z = 1$  and using these values to scale the output signals of the two modulators. The modified DCL is presented in Fig. 5.25. Its coefficients can be derived from  $NTF_{Q1}$  and  $STF_2$  and are presented in (5.17) and (5.18). In order to avoid explicit multiplications it is possible to use multiplexers controlled by the two bit-streams of the two modulators to select between a positive and a negative value for the coefficient. This approach requires only D-type flip-flops, multiplexers and adders, therefore, is more power and hardware efficient than the typical DCL from Fig. 5.18.




Fig. 5.25 First modification of digital cancellation logic (DCL) block.

$$DCL_{NTF_{Q1}} = \frac{Numerator\{z \cdot NTF_{Q1}(z)\}}{Denominator\{NTF_{Q1}(z=1)\}} = \frac{a_0 + a_1 \cdot z^{-1} + a_2 \cdot z^{-2}}{1 + b_1 + b_2} \quad (5.17)$$

$$K = \frac{Denominator\{STF_2(z=1)\}}{G_{C2} \cdot \frac{\alpha_3}{G_{C1}} \cdot G_{Mid}} \quad (5.18)$$

It is possible to further simplify the DCL. One can notice that, the modified DCL is in fact a finite impulse response filter with inputs:  $D_1[n]$ ,  $D_1[n-1]$ ,  $D_1[n-2]$ ,  $D_2[n]$ ,  $D_2[n-1]$ ,  $D_2[n-2]$  that can be implemented as 6-bit look-up table. In other words the set of equations describing DCL gives a unique value (with 15 bits resolution) for each combination of the DCL inputs (64 combinations). These values are shown in Table 5.9. The final DCL can be built as a decoder using 270 logic gates and 4 D-type flip-flops. This simplification leads to further reduction in power and in number of components (avoiding multipliers, adders and multiplexers). The DCL



coefficients are calculated during designing phase and do not require adjustment or calibration during the circuit operation.

**Table 5.9 Modified digital cancellation logic (DCL) described as a look-up table.**

No	$D_1[n], D_1[n-1], D_1[n-2],$ $D_2[n], D_2[n-1], D_2[n-2]$	DCL out	No	$D_1[n], D_1[n-1], D_1[n-2],$ $D_2[n], D_2[n-1], D_2[n-2]$	DCL out
0	'000000'	-513	32	'100000'	-1297
1	'000001'	3835	33	'100001'	3051
2	'000010'	-9462	34	'100010'	-10246
3	'000011'	-5114	35	'100011'	-5898
4	'000100'	4092	36	'100100'	3308
5	'000101'	8440	37	'100101'	7656
6	'000110'	-4857	38	'100110'	-5641
7	'000111'	-509	39	'100111'	-1293
8	'001000'	-2219	40	'101000'	-3003
9	'001001'	2129	41	'101001'	1345
10	'001010'	-11168	42	'101010'	-11952
11	'001011'	-6820	43	'101011'	-7604
12	'001100'	2386	44	'101100'	1602
13	'001101'	6734	45	'101101'	5950
14	'001110'	-6563	46	'101110'	-7347
15	'001111'	-2215	47	'101111'	-2999
16	'010000'	2999	48	'110000'	2215
17	'010001'	7347	49	'110001'	6563
18	'010010'	-5950	50	'110010'	-6734
19	'010011'	-1602	51	'110011'	-2386
20	'010100'	7604	52	'110100'	6820
21	'010101'	11952	53	'110101'	11168
22	'010110'	-1345	54	'110110'	-2129
23	'010111'	3003	55	'110111'	2219
24	'011000'	1293	56	'111000'	509
25	'011001'	5641	57	'111001'	4857
26	'011010'	-7656	58	'111010'	-8440
27	'011011'	-3308	59	'111011'	-4092
28	'011100'	5898	60	'111100'	5114
29	'011101'	10246	61	'111101'	9462
30	'011110'	-3051	62	'111110'	-3835
31	'011111'	1297	63	'111111'	513

#### 5.4.4. Optimization procedure

In a MASH architecture the mismatch between the analog (the  $\Sigma\Delta$  stages) and the digital (digital cancellation logic) transfer functions can degrade the modulator's performance. This issue has been addressed by the design methodology (described in Chapter 4.8) of the proposed MASH  $\Sigma\Delta$  that uses an optimization algorithm to maximize the SNDR. During the execution of the optimization algorithm (Fig. 4.16), each chromosome, which represents set of a design parameters ( $R_i$ 's,  $C_i$ 's,  $C_{fi}$ 's,  $G$ 's,  $V_{ref}$ 's), is evaluated by the high level model of MASH  $\Sigma\Delta$  that takes into consideration thermal, comparators' and quantization noises. This model, describes the modulator as a combined continuous-time/discrete-time system, where the behavior of the integrators during clock phases is calculated using differential equations, allowing to obtain the output voltage at the end of each clock phase ( $v_{ci}[(n-1)\cdot T_s]$ ,  $v_{ci}[n\cdot T_s]$ , etc). At each iteration of the optimization algorithm, it is run a Monte-Carlo (MC) analysis, with included process and mismatch variations of  $R_i$ 's,  $C_i$ 's,  $C_{fi}$ 's,  $G$  and  $G_{Mid}$  in order to determine the average SNDR. The values of variations are given in Table 5.10. These variations are only added to the analog part, while the digital cancellation logic uses the nominal values in order to obtain a final design solution that has a low sensitivity, avoiding the need for calibration. Moreover, in order to reduce the distortion of the first differential pair, its input signal amplitude is also optimized to be smaller than 80 mV<sub>pp,diff</sub>.

After the optimization, a 1000-case MC analysis (using a high-level model of the MASH modulator) with process and mismatch variations of  $R_i$ 's,  $C_i$ 's,  $C_{fi}$ 's,  $G$  and  $G_{Mid}$  (given in Table 5.10) resulted in a mean peak SNDR value of 72.9 dB with a standard deviation of 1.3 %. During this analysis the digital cancellation logic used the nominal values and it was not subjected to the variation in order to confirm a small sensitivity of the design solution to mismatch between analog (the  $\Sigma\Delta$  stages) and digital (the digital cancellation logic) parts. The histogram of the SNDR distribution of MC analysis is shown in Fig. 5.26.

In order to illustrate the design point selected by the optimization process, the high level model of the modulator was additionally simulated varying each design parameter around the optimal design point. The result of this simulation for the MASH modulator is depicted in Fig. 5.27 and, for the 2<sup>nd</sup>-order  $\Sigma\Delta$  (first stage of MASH modulator), in Fig. 5.28. These graphs demonstrate that the result of the optimization procedure achieves the maximum peak SNDR (for BW=10 MHz) and that the selected solution has also a low sensitivity to components' variations. Note that the graphs in Fig. 5.27 show that it is possible to obtain a larger SNDR from MASH modulator by decreasing  $R_1$  value. However this would make the circuit more sensitive to the variation of this component and could lead to modulator's overload (faster SNDR drop for variation of  $R_1$  larger than -30 %).

It is possible to conclude that in this system, variation of the modulator components does not significantly affect the circuit performance. The reason for that is the design method that takes

into consideration process and mismatch components variations.

Table 5.10  $3\sigma$  values of the circuit components' variations.

Variation	$R_i$	$C_i$	$C_{fi}$	$G, G_{Mid}$
Global $3\sigma$ - process	16%	18%	25%	6%
Local $3\sigma$ - mismatch	0.2%	0.2%	0.2%	0.2%




Fig. 5.26 SNDR histogram of the MASH  $\Sigma\Delta M$  of 1000-case MC analysis with process and mismatch variations added to the values of the modulator's components.




Fig. 5.27 SNDR of the MASH modulator versus variation of the components around the optimal design point selected by the genetic algorithm based optimizer.




Fig. 5.28 SNDR of the 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$  (first stage of the MASH modulator) vs variation of the components around the optimal design point selected by the genetic algorithm based optimizer.

### 5.4.5. Electrical Simulations

In this section the simulation results of the 2–1 MASH  $\Sigma\Delta\text{M}$  and, additionally, the 2<sup>nd</sup>-order (first stage) modulator are presented. This allows for a comparison between the single-loop and cascaded modulators, built using passive integrators and low gain stages. The circuit, clocked with frequency,  $F_S = 1$  GHz, was simulated by applying input sine wave signal with frequency of 1.34 MHz and performing exhaustive electrical transient-noise simulations. The power spectral densities of the output signals for an input signal with amplitude of 600 mV<sub>pp,diff</sub>, are shown in Fig. 5.29. One can notice that, the circuits achieve 60 dB/decade and 40 dB/decade noise shaping, respectively. Table 5.11 summarizes the circuits' performance parameters.




Fig. 5.29 The 2<sup>13</sup> point PSD of a) the 2-1 MASH  $\Sigma\Delta\text{M}$  b) the 2<sup>st</sup>-order  $\Sigma\Delta\text{M}$  (first stage).

**Table 5.11 Simulation results of the 2–1 MASH  $\Sigma\Delta$ M and the 2<sup>nd</sup>-order  $\Sigma\Delta$ M.**

	Tech. [nm]	$F_s$ [GHz]	BW [MHz]	SNDR [dB]	SNR [dB]	THD [dB]	$P_C^*$ [mW]	FoM <sub>w</sub> [fJ/conv-step]
2-1 MASH	65	1	10	73	77.1	-75.2	1.33*	18.2
2 <sup>nd</sup> ord.				63.4	65.3	-67.9	0.83	34.3

\* This includes additional power consumption of the synthesized DCL: 0.27 mW

#### 5.4.6. Design Example Summary

In this section, a 2–1 MASH  $\Sigma\Delta$ M using passive  $RC$  integrators and low gain stages ( $\sim 20$  dB) instead of high gain amplifiers was presented and analyzed. This circuit has been chosen as the design of the  $\Sigma\Delta$ M capable to obtain SNDR  $> 70$  dB in signal bandwidth of 10 MHz, based on the comparison of several architectures. The circuit’s sensitivity to components variation was reduced by using a genetic algorithm based design methodology that takes into consideration process and mismatch components variations. The measured results of the fabricated 2–1 MASH modulator are depicted in the next chapter.

### 5.5. Summary

In this chapter various  $\Sigma\Delta$ M architectures using passive integrators were discussed. The two design examples that have been presented were laid out and fabricated. The goal of implementing and fabricating the 2<sup>nd</sup>-order single-loop  $\Sigma\Delta$ M, working with clock frequency of 100 MHz, was mainly to prove the UIS concept. The second design example is expected to work with a medium signal bandwidth and to obtain a moderate dynamic resolution (SNDR). This is because its clock frequency is higher in order to maintain the intended modulator’s performance. Therefore, the goal is to build  $\Sigma\Delta$ M with bandwidth of 10 MHz and a SNDR larger than 70 dB, working with clock frequency of 1 GHz.

Moreover, as it was shown in this chapter, the higher order single-loop structure does not ensure sufficient SNDR. Therefore, a cascaded modulator architecture has been selected for designing the second prototype. The next chapter presents the two integrated prototypes and the corresponding measured results of the 2<sup>nd</sup>-order single-loop  $\Sigma\Delta$ M and of the 2–1 MASH modulator.



## 6. INTEGRATED PROTOTYPES AND MEASURED RESULTS

This chapter describes the layout design, evaluation procedure and measured results of the two integrated prototype circuits designed in order to demonstrate the techniques proposed in this thesis, namely:

- A discrete-time 2<sup>nd</sup>-order  $\Sigma\Delta$  designed in a 130 nm CMOS technology
- A continuous-time 2-1 MASH  $\Sigma\Delta$  designed in a 65 nm CMOS technology

The architecture and circuit implementation of these two  $\Sigma\Delta$ s has been discussed in sections 5.2 and 5.4. After the schematic design, several electrical simulations have been run to confirm the correct operation of the circuit. The circuit have been laid out. This task includes layout floor planning and layout drawing that has to comply with the design rules defined by a technology design kit. These are verified using the design rule check (DRC) deck. The next procedure is the layout *versus* schematic (LVS), verifying the compliance of schematic and layout. Then, in order to obtain the parasitics associated to the layout (parasitic  $R$ 's and  $C$ 's) the extraction tool has been used. The extracted  $C$ 's represent capacitances between various nodes (coupled) and from nodes to substrate. After obtaining a new netlist containing parasitics the post-layout simulations can be performed. They allow comparing the obtained results with the ones from schematic electrical simulations.

In sections 6.1 and 6.2 the corresponding integrated chips are analyzed from the layout perspective, which is complemented with the description of the floor-planning. Afterwards, a description is given about the design of the printed-circuit-board (PCB) as well as the testing setup. Finally, the different measurement results obtained from the integrated circuit prototypes are presented and carefully analyzed.

### 6.1. Discrete-Time 2<sup>nd</sup>-Order $\Sigma\Delta$

This section presents the layout design and evaluation process of the discrete-time 2<sup>nd</sup>-order  $\Sigma\Delta$  using passive UIS integrators. The prototype implementation details of the circuit are discussed in the section 5.2. The main purpose of this prototype is to confirm experimentally the validity of the UIS concept. The measurement results are presented at the end of this section.

### 6.1.1. Layout

This  $\Sigma\Delta$  circuit was designed in a 130 nm single-poly eight-metal (1P8M) CMOS technology with metal-insulator-metal (MiM) capacitors. This circuit uses only standard  $V_T$  NMOS and PMOS devices, MiM capacitors and resistors implemented using high-resistive-poly. Fig. 6.1 depicts the layout of the 2<sup>nd</sup>-order  $\Sigma\Delta$ , highlighting its main blocks and components.




Fig. 6.1 Layout of the 2<sup>nd</sup>-order  $\Sigma\Delta$

In order to avoid problems with non-ideal effects, good layout practices, such as described in [102] were followed. The  $\Sigma\Delta$  circuit is differential, hence, in the layout the positive and the negative modulator's halves and their signal paths are made symmetrical. Paths with the analog signal pass along the layout axis of symmetry from the left to the right side of the circuit. The analog blocks are more sensitive to noise than the digital ones and they should be protected from any potential noise sources. It is important to minimize the coupling effect from digital circuitry and clock lines to analog blocks and signal lines. Therefore, the clock circuitry (phase generator, delay blocks, AND gates, buffers) and the rest of the digital circuitry used after the comparator (D-type flip-flop, buffers) are placed relatively far from the analog blocks, at the right center region. Moreover, the distribution of the clock phases and clock signals controlling the feedback switches is located at the outer boundary of the modulator. Further, three separated power supplies coming from separated pads are used: analog ( $VDD_A$  and  $VSS_A$ ), mixed-mode ( $VDD_M$  and  $VSS_M$ ) and digital ( $VDD_D$  and  $VSS_D$ ). This minimizes the probability of injecting noise from the digital to the analog circuitry through the power supply and ground connections, improving the noise immunity of the  $\Sigma\Delta$ . The power connections are distributed around the overall circuit and are made wide in order to reduce their resistance and, consequently, the voltage spikes that can occur across them. All the important blocks (e.g. comparator, gain block,



digital circuitry) are surrounded by guard rings in order to improve the circuit isolation from substrate noise. The shortest possible length is used for the important signal paths in order to minimize their connection resistances and hence the voltage drops across these metal lines. Also, in order to minimize resistance in the path and improve fabrication reliability, the vias and contacts are used liberally whenever the signal has to pass to another layer.

In order to expedite the assembly of the prototyped chip, a pad ring with the electrostatic discharge protection (ESD) scheme, that was previously used in an unrelated  $\Sigma\Delta\text{M}$  prototype circuit [103], was reused. Since this pad ring has more pads than the ones required by this  $\Sigma\Delta\text{M}$ , some of the pads in the pad ring were left unconnected. The pad ring is shown in Fig. 6.2 and it allows interfacing the prototype input and output signals. The names and the functionality of the used pads are described in Fig. 6.2 and Table 6.1, respectively. The digital pads, that connect the input and the output signals to/from the digital circuitry, are separated (by using cutting cells) from the analog and mixed-mode pads that drive the input signal, power supplies and reference signals. This separation minimizes the noise injected from digital to analog blocks through the power supply and ground busses. The die microphotograph of the  $\Sigma\Delta\text{M}$  is depicted in Fig. 6.3 and the modulator occupies an area of  $300 \times 536 \mu\text{m}^2$  ( $\approx 0.16 \text{ mm}^2$ ).




Fig. 6.2 Layout of the pad ring with the names of the used pads (for interfacing the 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$ ).




Fig. 6.3 Chip die photograph of the 2<sup>nd</sup>-order  $\Sigma\Delta M$  circuit.


Table 6.1 List of pads used to interface the 2<sup>nd</sup>-order  $\Sigma\Delta M$ s prototype.

Pad	Value	Functionality
$V_{CM}$	0.55 V	Common-mode voltage of the S/H block
$V_{REF1+}$	1.1 V	Positive reference voltage of the 1 <sup>st</sup> integrator
$V_{REF1-}$	0 V	Negative reference voltage of the 1 <sup>st</sup> integrator
$V_{REF2+}$	0.66 V	Positive reference voltage of the 2 <sup>nd</sup> integrator
$V_{REF2-}$	0.44 V	Negative reference voltage of the 2 <sup>nd</sup> integrator
$I_{BIAS}$	8 $\mu A$	Gain block biasing current
$V_{IN+}$	analog	Positive input signal
$V_{IN-}$	analog	Negative input signal
$CLK_{IN}$	digital	Clock input signal
$CLK_{OUT}$	digital	Clock output signal of the $\Sigma\Delta M$ data
D	digital	$\Sigma\Delta M$ output bit-stream
$VDD_A$	1.2 V	Analog power supply
$VDD_D$	1.1 V	Digital power supply
$VDD_M$	1.2 V	Mixed-mode power supply
$VSS_A$	0 V	Analog ground
$VSS_D$	0 V	Digital ground
$VSS_M$	0 V	Mixed-mode ground
$VDD_{AUX}$	3.3 V	Auxiliary power supply for digital pads
$VSS_{AUX}$	0 V	Auxiliary ground for digital pads

### 6.1.2. Experimental Set-Up

In order to experimentally evaluate the  $\Sigma\Delta M$  circuit, the same printed circuit board (PCB) design, used to test the  $\Sigma\Delta M$  from [103], was also reused. This board is pin compatible with the used pad ring, which simplified the experimental set-up. The PCB and its main areas are shown in Fig. 6.4. These main areas include: power supplies, input and output signal paths, clock input,

references and common-mode voltages, gain block biasing current and the place where the device under test (DUT) is mounted. The PCB has four layers, of which the top and bottom layers are assigned for routing and the two inner ones are designated for ground and power planes. The power supply plane is divided into three distinct areas: an analog  $VDD_A$  supply equal to 1.2 V for the chip, a digital  $VDD_D$  supply equal to 1.1 V for the chip and an auxiliary  $VDD_{AUX}$  supply equal to 3.3 V for the chip I/O digital pads and for the PCB. A common ground plane on layer 2 is used, which simplifies the PCB design. Taking into consideration that the noisy signals (e.g. clock input, digital outputs) are kept apart from the most noise-sensitive signals (e.g. analog inputs), the ground plane effectiveness is maintained.



**Fig. 6.4** Photograph of the PCB evaluation board for the 2<sup>nd</sup>-order  $\Sigma\Delta M$ .

Each supply voltage passes through a ferrite bead and a set of bypass capacitors (some of them placed very close to the DUT). This approach allows removing (shorting to ground) unwanted AC signal components appearing in the DC power supplies. The values of the bypass capacitors are: 0.01  $\mu\text{F}$ , 0.1  $\mu\text{F}$ , 1  $\mu\text{F}$  and 10  $\mu\text{F}$ . The ferrite bead enhances the effectiveness of the bypass capacitors. At high frequencies the ferrite bead has a very high impedance while the bypass capacitors have much lower impedance. This causes that the most of transient current flows through these capacitors to the ground. At low frequencies the ferrite bead has a very small impedance, due to a very small equivalent series resistance ( $\sim\text{m}\Omega$ ), ensuring a proper power supply for the chip with negligible voltage drop across the ferrite bead. In order to help stabilize

the supply voltages, bypass capacitors are also placed next to the DUT. In fact, in order to avoid most of the parasitic inductance of the PCB traces they are located as close as possible to the DUT which improves effectiveness of the bypassing. The references and common-mode voltages are built around a precision, low-dropout 1.2 V voltage reference circuit (MAX6120, supplied from  $V_{DD_{AUX}}$ ) and are independently adjusted to the desired values with a set of trimmer resistors. After preparing the test PCB and soldering the components, the chip sample was containing the prototype circuit direct-bonded to the board (chip-on-board technique). This approach allows obtaining a low inductance in the bonding wires and less parasitic influence between the evaluation board and the chip interconnections, because package-related parasitics are avoided.

Fig. 6.5 shows the simplified schematic of the measurement setup. The differential balanced input signal for the  $\Sigma\Delta$  is generated by an ATS-2 Audio Precision Analyzer. The clock source (Tektronix AWG510) generates a 100 MHz clock signal that is directly connected to the chip. The power supply voltages for the chip and PCB are provided by Tektronix PS 2521G, a programmable power supply with current limiting. The internally buffered reference voltages of the circuit are regulated by set of trimmer resistors. The differential reference voltage for the first integrator is 1.1 V ( $V_{REF1+} = 1.1$  V and  $V_{REF1-} = 0$  V), the differential reference voltage for the second integrator is 0.22 V ( $V_{REF2+} = 0.66$  V and  $V_{REF2-} = 0.44$  V) and the common-mode voltage,  $V_{CM}$ , is 0.55 V. The  $\Sigma\Delta$  output signal,  $D$ , is captured on the logic analyzer, Agilent 16702B, and transferred to a PC for processing. This processing includes calculation of power spectral density of the modulator's output signal.




Fig. 6.5 Simplified schematic of the test setup of the DT 2<sup>nd</sup>-order  $\Sigma\Delta$ M.

### 6.1.3. Measured Results

Three evaluation boards, with three direct-bonded chip-on-board samples, were assembled and tested. These circuits were tested by applying a balanced 22 kHz input sine wave signal with varying amplitude, obtaining the output bit-stream and then computing the FFT. The circuits


worked properly and their measured key performance parameters are depicted in Table 6.2. These results show that the performance is consistent across the three integrated circuit samples.

**Table 6.2 Measured key performance parameters of the DT 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$  ( $F_{in}=22$  kHz).**

Sample	Tech. [nm]	$F_s$ [MHz]	BW [kHz]	Area [mm <sup>2</sup> ]	SNR [dB]	SNDR [dB]	DR [dB]	THD [dB]	$P_C^*$ [ $\mu\text{W}$ ]	FoM <sub>w</sub> [fJ/conv-step]	FoM <sub>s</sub> [dB]
I	130	100	300	0.16	73.6	72.14	77.9	-79	285*	145	168
II					73.5	72.3	77.9	-80.4	288*	142.8	168
III					73.9	72.8	78.2	-80.7	298*	139.3	168

\* $P_C$  is calculated excluding references and two digital output buffers driving the output pads.

Fig. 6.6 depicts an FFT of the  $\Sigma\Delta\text{M}$  output signal for a  $0.912 V_{pp,diff}$  ( $-1.6 \text{ dB}_{FS}$ ) input signal amplitude, for sample III. The SNR/SNDR vs. input amplitude graphs, for sample III, are shown in Fig. 6.7. In order to minimize the spectral leakage a 128 K Blackman-Harris window is used to plot power spectral density. Moreover, the results are obtained through averaging seven FFTs.



**Fig. 6.6 Measured spectra of the 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$  for  $F_{in}=22$  kHz, THD=-80.7 dB (sample III)**




Fig. 6.7 SNR/SNDR vs. amplitude graphs for a 22 kHz input signal (sample III)

This section presented layout design and evaluation process of the passive-active discrete-time 2<sup>nd</sup>-order  $\Sigma\Delta\text{M}$  based on the implementation of switched-capacitor integrators using ultra incomplete settling. This approach allowed building a  $\Sigma\Delta\text{M}$  with mostly passive elements thus reducing the power dissipation. The circuit was designed using a 130 nm CMOS technology and three prototype samples have been tested. The measured key performance parameters were consistent across the samples. The circuit from sample III dissipates 298  $\mu\text{W}$  from a 1.2 V analog and digital power supply voltages. The measured peak  $\text{SNDR}_{\text{max}}$ , peak  $\text{SNR}_{\text{max}}$  and DR are 72.8 dB, 73.9 dB and 78.2 dB, respectively, for a signal bandwidth of 300 kHz. This results in a  $\text{FoM}_{\text{W}}$  of 139.3 fJ/conv.-step and  $\text{FoM}_{\text{S}}$  of 168 dB.

## 6.2. Continuous-Time 2-1 MASH $\Sigma\Delta\text{M}$

This section presents the layout design and evaluation process of the continuous-time 2-1 MASH  $\Sigma\Delta\text{M}$  using  $RC$  integrators and low gain stages. The design methodology and the implementation details of the circuit were discussed in the section 5.4. The measurement results summarizing the  $\Sigma\Delta\text{M}$ 's key performance parameters are presented at the end of this section.

### 6.2.1. Layout

The continuous-time 2-1 MASH  $\Sigma\Delta\text{M}$  was designed in a 65 nm single-poly seven-metal, low power with access to general purpose devices CMOS process with a power supply voltage value of 1 V. Metal-insulator-metal (MiM) capacitors and standard  $V_T$  transistors were used. Fig. 6.8 depicts layout of the 2-1 MASH  $\Sigma\Delta\text{M}$  with highlighted main blocks and components.

Similarly to the previously described design example, the layout of this  $\Sigma\Delta\text{M}$  follows the same techniques for improving the circuit's noise immunity. It was also intended to reduce the coupling and cross talk between digital and analog blocks and critical signal paths. In the case of this circuit it is even more important because it is clocked with a 10x higher clock frequency than the previously described  $\Sigma\Delta\text{M}$ . The layout of the differential modulator is made to be as symmetrical as possible. The paths with the analog signal pass along the layout axis of symmetry from the left to the right side of the circuit. The analog blocks of both stages are laid out together and the digital blocks are placed at the peripheral region of the modulator (right center region). This means that, the clock circuitry (phase generator, buffers) and the rest of digital blocks used after the comparators (D-type flip-flops, delay blocks, logic gates, buffers) are separated from the analog blocks. The distribution of the clock phases and clock signals controlling feedback switches is located at the outer boundary of the modulator. All the important blocks (e.g. comparators, gain blocks with replica bias circuit, digital circuitry) are surrounded by guard rings. The lengths of the important signal paths are minimized in order to reduce their connection resistances and hence the voltage drops across these metal lines. In order to minimize resistance in the path and improve fabrication reliability, the vias and contacts are used liberally whenever the signal has to pass between layers.

In order to minimize noise injection from the digital to the analog circuitry through the power supply and ground connections, separated analog and digital power domains (coming from dedicated pads) are used. The first one is the analog power domain ( $VDD_A$  and  $VSS_A$ ) for integrators, gain blocks with replica bias circuit, and comparators. The second one is the digital domain ( $VDD_D$  and  $VSS_D$ ) for phase generator, D-type flip-flops, delay blocks, logic gates and buffers. The last one is the auxiliary digital domain ( $VDD_{AUX}$  and  $VSS_{AUX}$ ) for auxiliary circuits, e.g. current mode logic buffers. Blocks in these domains are surrounded by guard rings connected to deep N-well layer isolating the substrate. This isolation eliminates the direct connection between the channel of NMOS transistor and the substrate. Although, noise currents can still capacitively couple into the substrate, they are much smaller than in case of the direct connection, when deep N-well layer is not used. The deep N-well also reduces the capacitance between the channel of PMOS transistor and the substrate, thus decreasing the noise coupling. Both these effects contribute strongly to the reduction of the substrate noise currents. Moreover, all the power connections are distributed around the overall circuit and are made wide in order to reduce their resistance and consequently the voltage spikes that can occur across them.




Fig. 6.8 Layout of the 2-1 MASH  $\Sigma\Delta$ M.

As mentioned before, the circuit is clocked with 1 GHz. Therefore, high frequency digital, full scale signals should not be inputted or outputted to/from the chip in order to avoid large substrate noise caused by the switching. Moreover, at this frequency the 50% duty cycle of the digital signal, passing through a pad and entering circuit, cannot be guaranteed (due to the difference between rise and fall times of the buffers used in the digital pad). Therefore, an external 2 GHz, low amplitude ( $0.4 V_{pp,diff}$ ), sinusoidal clock signal is used, entering the chip through analog pads. Then, on chip, it is amplified (to the digital level:  $V_{DD}$  or 0 V) and divided by two to generate the desired 50% duty cycle 1 GHz clock signal. Moreover, the  $\Sigma\Delta$ M output signals,  $D_1$  and  $D_2$ , of both stages of the MASH modulator, are outputted from the chip using current-mode logic (CML) buffers, located close to the output analog pads.

Fig. 6.9 depicts the I/O pad ring, used for interfacing the prototype input and output signals. It contains 22 analog pads. The digital pads are not used for the before mentioned reason. The pad ring is continuous and includes the electrostatic discharge protection. This continuity is obtained with filler and corner cells placed between pad cells. The names and functionality of the used pads are described in Fig. 6.9 and Table 6.3. The three power domains are separated with cutting cells. This minimizes the noise injected from digital to analog blocks through the power supply and ground busses. Fig. 6.10 depicts the micrograph of the test chip die. The  $\Sigma\Delta$ M occupies an area of about  $0.027 \text{ mm}^2$ .






Fig. 6.9 Layout of the pad ring used to interface the 2-1 MASH  $\Sigma\Delta$ M.




Fig. 6.10 Micrograph of the test chip die in 65 nm CMOS.

**Table 6.3 List of pads used to interface the MASH  $\Sigma\Delta$ s prototype.**

<b>Pad</b>	<b>Value / Amplitude</b>	<b>Functionality</b>
$V_{CM}$	0.50 V	Common-mode voltage of the gain blocks' replica bias circuit
$V_{REF1,2+}$	0.95 V	Negative reference voltage of the 1 <sup>st</sup> and 2 <sup>nd</sup> integrators
$V_{REF1,2-}$	0.05 V	Positive reference voltage of the 1 <sup>st</sup> and 2 <sup>nd</sup> integrators
$V_{REF3+}$	0.72 V	Positive reference voltage of the 3 <sup>rd</sup> integrator
$V_{REF3-}$	0.28 V	Negative reference voltage of the 3 <sup>rd</sup> integrator
$V_{IN+}$	–	Positive input signal
$V_{IN-}$	–	Negative input signal
$CLK_{IN+}$	0.2 V	Positive clock input signal
$CLK_{IN-}$	-0.2 V	Negative clock input signal
$CLK_{OUT+}$	0.24 V	Positive clock output signal of the $\Sigma\Delta$ data
$CLK_{OUT-}$	-0.24 V	Negative clock output signal of the $\Sigma\Delta$ data
$D_1+$	0.24 V	The 1 <sup>st</sup> stage $\Sigma\Delta$ output bit-stream (positive)
$D_1-$	-0.24 V	The 1 <sup>st</sup> stage $\Sigma\Delta$ output bit-stream (negative)
$D_2+$	0.24 V	The 2 <sup>nd</sup> stage $\Sigma\Delta$ output bit-stream (positive)
$D_2-$	-0.24 V	The 2 <sup>nd</sup> stage $\Sigma\Delta$ output bit-stream (negative)
$VDD_A$	1 V	Analog power supply
$VDD_D$	1 V	Digital power supply
$VDD_{AUX}$	1 V	Auxiliary digital power supply
$VSS_A$	0 V	Analog ground
$VSS_D$	0 V	Digital ground
$VSS_{AUX}$	0 V	Auxiliary digital ground

### 6.2.2. Experimental Set-Up

In order to test the MASH  $\Sigma\Delta$ , an evaluation printed circuit board (PCB) was designed using the CadSoft tool, EAGLE. The PCB with highlighted main zones is shown in Fig. 6.11. These main areas include: power supplies, input and output signal paths, clock signal path, reference voltages and the place where the DUT is mounted. Similarly to the previous test board design, the PCB has four layers, of which the top and bottom layers are assigned for routing and the two inner ones for power planes and common ground. The board has five power domains (generated from 4 input power connections). For the chip: 1 V analog  $VDD_A$ , 1 V digital  $VDD_D$ , 1 V auxiliary digital  $VDD_{AUX}$  and for the board: 1.2 V analog supply used for the generation of the reference and common-mode voltages, 3.3 V digital voltage for the output buffers.

The DUT power supplies,  $VDD_A$ ,  $VDD_D$ ,  $VDD_{AUX}$ , are built around CMOS low-dropout linear regulators (Analog Devices ADP1708), which provide high power supply rejection and achieve excellent line and load transient response. The linear regulators for  $VDD_A$  and  $VDD_D$  are powered up by external 4 V powers supplies, and the linear regulator for  $VDD_{AUX}$  is supplied by a 3.3V external voltage (also used for the output buffers). The value of each supply is adjusted with a trimmer resistor. The references and common-mode voltages are built around a precision, low-dropout 1.2 V voltage reference circuit (MAX6120, supplied from a dedicated external 4V

supply voltage) and are independently adjusted to the desired values with a set of trimmer resistors.





Fig. 6.11. Photograph of the test board for the MASH  $\Sigma\Delta\text{M}$ .

Similarly to the previous test board design, each supply voltage for the reference circuitry and the DUT passes through a ferrite bead and a set of bypass capacitors (some of them are placed very close to the DUT). This approach allows removing (shorting to ground) unwanted AC signal components appearing in the DC power supplies. The values of the bypass capacitors are: 1 nF, 10 nF, 100 nF, 1  $\mu\text{F}$  and 10  $\mu\text{F}$ . More details about the bypassing were presented in section 6.1.2.

The analog input and clock paths are laid out perpendicularly to each other in order to minimize the inductive coupling between them. Since the pairs of analog input and clock signal paths are differential, they are laid out as symmetrically as possible in order to reduce the possibility of signal distortion. This is especially important for the input signal. Moreover, the clock traces and the digital output signals are sized to have a 50  $\Omega$  characteristic impedance in order to avoid signal reflections. The output digital traces are delay-equalized (using meanders – zigzag traces). After preparing the test PCB and soldering the components, the chip sample was direct-bonded to the board (chip-on-board technique). This approach allows obtaining a low inductance in the bonding wires and less parasitic influence between the evaluation board and the chip interconnections, because package-related parasitics are avoided. Fig. 6.12 depicts photo of the DUT that is direct bonded to the test board.



**Fig. 6.12 DUT direct bonded to the test board.**

Fig. 6.13 shows a simplified schematic of the measurement setup. During evaluation, it is critical to provide a low-distortion and low-noise signal (differential sinusoidal) at the inputs of the DUT,  $V_{IN+}$  and  $V_{IN-}$ . Therefore, the input signal path consists of a low noise signal generator (SMB100A, Rohde&Schwarz), a band-pass filter (Allen Avionics) to attenuate the harmonic distortion and a balun (transformer ADT1-6T, Mini Circuits) performing the single-ended to fully differential conversion. This conversion can add even-order harmonics (mainly the second harmonic) to the signal, due to the transformer nonlinearities caused by its phase and amplitude imbalance. Although the phase and amplitude imbalance of the transformer are small (according to the data sheet), a second transformer (same model) is used after the first one, in order to additionally suppress any distortion that could appear within the effective bandwidth.

The power supply voltages for the chip and PCB are provided by the Tektronix PS 2521G, a programmable power supply with current limiting. An internally buffered, common-mode voltage (DC component) of the input differential signal, for the DUT, is set by a trimmer resistor, connected to the secondary central tap of the second transformer. This voltage is equal to 0.5 V. As mentioned previously, the reference voltages and the common-mode voltage, applied to the DUT, are also regulated by set of trimmers. A first differential reference voltage for the 1<sup>st</sup> and 2<sup>nd</sup> integrators is 0.9 V ( $V_{REF1,2+} = 0.95$  V and  $V_{REF1,2-} = 0.05$  V), a second differential reference voltage for the 3<sup>rd</sup> integrator (second MASH stage) is 0.44 V ( $V_{REF3+} = 0.72$  V and  $V_{REF3-} = 0.28$  V) and a common-mode voltage,  $V_{CM}$ , is nominally equal to 0.5 V.

The clock source (CG635, SRS) generates a 2 GHz sinusoidal clock signal with amplitude of  $0.4 V_{pp,diff}$  and a balun (transformer TC4-25X+, Mini Circuits) converts this single-ended signal to differential one. Then, as mentioned previously, on chip, it is amplified (to digital level:  $V_{DD}$  or 0 V) and divided by two to generate the 1 GHz clock signal (used by two-phase clock generator).




Fig. 6.13. Simplified schematic of the test setup.

The  $\Sigma\Delta$  output signals,  $D_1$  and  $D_2$ , of both stages of the MASH modulator, are outputted from the chip using current-mode logic buffers. Then, these signals are converted, on the PCB, to positive-emitter-coupled logic (PECL) format by output buffers, high-speed differential receivers and drivers connected as repeaters (SN65LVDS101D, Texas Instruments). These receivers are supplied from the external 3.3 V supply (used also for the linear regulator generating  $VDD_{AUX}$ ). The final output waveforms are captured on digital oscilloscope (RTO 1022, Rohde&Schwarz) and transferred to a PC for processing. This processing includes the digital cancellation logic (DCL) operation and calculation of power spectral density of the 2-1 MASH  $\Sigma\Delta$  output signals (from  $D_1$  and  $D_2$ ) and additionally power spectral density of the single-loop 2<sup>nd</sup>-order  $\Sigma\Delta$  output signal (only from  $D_1$ ). The digital cancellation logic coefficients are based on the nominal  $\Sigma\Delta$  parameters i.e.  $\alpha$  factors,  $\beta$  factors, gain values and feedback factors that were defined during the design phase. In order to minimize the spectral leakage a 64 K Blackman-Harris window is used to plot power spectral density. Moreover, the results are obtained through averaging of eight FFTs.

### 6.2.3. Measured Results

In this section the measured performance results of the 2–1 MASH  $\Sigma\Delta$  and, additionally, the 2<sup>nd</sup>-order (first stage) modulator are presented. This allows for a comparison between the single-loop and cascaded modulators built using passive integrators and low gain stages. Four evaluation boards with four direct-bonded chip-on-board samples have been assembled and tested. These circuits were evaluated by applying a sine wave input signals with frequencies of 1 MHz and 10 MHz, and with varying amplitude, obtaining the output bit-streams and computing its power spectral density. The presented plots and graphs are from sample II. The tables with measured key performance parameters of all the samples, for the whole MASH modulator and

for the 1<sup>st</sup>-stage  $\Sigma\Delta\text{M}$ , are presented at the end of this section.

Fig. 6.14 and Fig. 6.15 present the output signal power spectral density of the MASH modulator. The input signal amplitude is  $1.16 V_{pp,diff}$  ( $-3.2 \text{ dB}_{FS}$ ) and input signal frequencies,  $F_{in}$ , are 1 MHz and 10 MHz. Similar power spectral density plots, shown in Fig. 6.16 and Fig. 6.17, are also obtained for the first stage  $\Sigma\Delta\text{M}$  (single-loop, 2<sup>nd</sup>-order) output signal. In that case, the input signal amplitude is  $1.36 V_{pp,diff}$  ( $-1.8 \text{ dB}_{FS}$ ).




Fig. 6.14. Measured spectra of the 2-1 MASH  $\Sigma\Delta\text{M}$  (sample II) for  $F_{in}=1 \text{ MHz}$ .




Fig. 6.15 Measured spectra of the 2-1 MASH  $\Sigma\Delta\text{M}$  (sample II) for  $F_{in}=10 \text{ MHz}$ .




Fig. 6.16. Measured spectra of the 2<sup>nd</sup>-order  $\Sigma\Delta$ M (sample II) for  $F_{in}=1$  MHz.




Fig. 6.17 Measured spectra of the 2<sup>nd</sup>-order  $\Sigma\Delta$ M (sample II) for  $F_{in}=10$  MHz.

Fig. 6.18 shows a plot obtained for the two-tone test of IMD2/IMD3, performed for the MASH modulator. Input signals are placed near the band-edge ( $F_{in1}=10$  MHz,  $F_{in2}=9.5$  MHz) at  $-9.2$  dB<sub>FS</sub> amplitudes. Since two input signals are applied, their amplitudes are 6 dB lower than in case presented in Fig. 6.14 and Fig. 6.15 where only one input signal is used. The two-tone test results in IMD2/IMD3 of  $-78.5/-76.1$  dB, respectively. Fig. 6.19 shows results of the same test for the first stage  $\Sigma\Delta$ M (single-loop, 2<sup>nd</sup>-order), at  $-7.8$  dB<sub>FS</sub> input amplitudes. In that case IMD2/IMD3 are  $-77.5/-65.1$  dB, respectively.

In order to minimize the spectral leakage, a 64 K Blackman-Harris window was used to calculate all the presented power spectral density plots. The results were obtained through

averaging eight FFTs.




Fig. 6.18 Measured spectra with two input tones near 10 MHz of the 2-1 MASH  $\Sigma\Delta M$  (sample II).




Fig. 6.19 Measured spectra with two input tones near 10 MHz the 2<sup>nd</sup>-order single-loop  $\Sigma\Delta M$  (sample II).

Fig. 6.20 and Fig. 6.21 show the SNR/SNDR vs. input amplitude graphs (for input signal frequency,  $F_{in}$ , of 1 MHz) for 2-1 MASH modulator and single-loop 2<sup>nd</sup>-order  $\Sigma\Delta M$ , respectively. Moreover, for the MASH modulator, additional measurements for  $\pm 5\% V_{DD}$  and  $\pm 5\% V_{refi}$  variations were performed. The former one resulted in the worst case peak SNDR of 70.5 dB, while the latter did not affect the modulator's peak SNDR value.

Fig. 6.22 depicts the relation between SNDR and *rms* period jitter of modulators, measured for input signal frequency,  $F_{in}$ , of 1 MHz. The jitter was obtained by adding white noise to clock signal.



Fig. 6.23 shows the percentage power break-down of the MASH  $\Sigma\Delta$ . In the digital part the most power hungry is the clock tree circuitry, due to the high clock frequency. The analog power is divided between comparators, gain blocks and DAC switches. Most of the power dissipation (98 %) of the reference circuit (external  $V_{ref_i}$ -s connected to  $C_{fi}$ ) is due to the first integrator feedback circuit.




Fig. 6.20 Measured SN(D)R as a function of input signal amplitude for 2-1 MASH  $\Sigma\Delta$  (sample II).




Fig. 6.21 Measured SN(D)R as a function of input signal amplitude 2<sup>nd</sup>-order single-loop  $\Sigma\Delta$  (sample II).




Fig. 6.22 Measured SNDR vs. clock rms period jitter,  $F_{in}=1$  MHz, (sample II).




Fig. 6.23 Percentage power break-down of the 2-1 MASH ΣΔM (sample II).

The presented modulator uses the passive integrators that have been discussed in detail in chapter 4.5. The continuous-time passive integrator uses a switched-capacitor branch that implements the feedback DAC operation. As described in [104], the switched-capacitor DAC can reduce the alias rejection of the modulator. Therefore, in order to investigate this issue, an additional PCB was assembled with a new chip-on-board DUT sample. In this case the input transformer (TC4-25X+, Mini Circuits) has a higher bandwidth value, allowing applying to the chip an input signal with frequency,  $F_{in}$ , close to the clock frequency. The measurements for various  $F_{in}$  from 980 MHz to 1.02 GHz showed an alias suppression of  $\sim 51$  dB for the MASH modulator as well as for the single-loop 2<sup>nd</sup>-order ΣΔM (first stage). This means the specification for the anti-aliasing filter can be greatly relaxed due to the alias suppression provided by the modulator and a higher value of the oversampling ratio. If, for example, more than 80 dB alias attenuation is required, a simple RC filter would suffice (because it would provide a 40 dB attenuation at 1 GHz).

The measured key performance parameters are depicted in Table 6.4 (for the whole MASH

modulator) and in Table 6.5 (for the 1<sup>st</sup>-stage  $\Sigma\Delta$ M). The values of power consumption,  $P_C$ , given in Table 6.4 include measured power of the implemented MASH modulator (excluding auxiliary input/output circuitry that are not an integral part of the modulator, such as current-mode logic output buffers) and the simulated power of the synthesized digital cancellation logic (DCL). E.g. in the case of sample II, the measured modulator's power consumption is 1.3 mW and, obtained from the electrical simulation, the power of the DCL is 270uW, giving in total 1.57 mW. This total  $P_C$  is shown in the Table 6.4.

The stand-alone 2<sup>nd</sup> order  $\Sigma\Delta$ M (first stage of the MASH modulator) together with clock circuitry consumes around 78 % of total MASH modulator power (not including power of DLC, which is not used in this case). This percentage value was estimated from an electrical simulation.

**Table 6.4 Measured key performance parameters of the 2–1 MASH  $\Sigma\Delta$ M ( $F_{in}=1$  MHz).**

Sample	Tech. [nm]	$F_s$ [GHz]	BW [MHz]	Area [mm <sup>2</sup> ]	SNDR <sub>P</sub> [dB]	SNR <sub>P</sub> [dB]	THD <sub>P</sub> [dB]	DR [dB]	$P_C^*$ [mW]	FoM <sub>w</sub> [fJ/conv-step]	FoM <sub>s</sub> [dB]
I	65	1	10	0.027	72.1	74.8	-79.4	75	1.56*	23.6	173
II					72.2	76.1	-81.2	77	1.57*	23.6	175
III					71.7	76.1	-79.5	73	1.53*	24.3	171
IV					71	75.6	-77.7	74	1.53*	26.4	172

\* This includes additional power consumption of the synthesized DCL: 0.27 mW (simulated)

**Table 6.5 Measured key performance parameters of the 2<sup>nd</sup>-order  $\Sigma\Delta$ M ( $F_{in}=1$  MHz).**

Sample	Tech. [nm]	$F_s$ [GHz]	BW [MHz]	Area [mm <sup>2</sup> ]	SNDR <sub>P</sub> [dB]	SNR <sub>P</sub> [dB]	THD <sub>P</sub> [dB]	DR [dB]	$P_C^*$ [mW]	FoM <sub>w</sub> [fJ/conv-step]	FoM <sub>s</sub> [dB]
I	65	1	10	0.024	62.9	63.8	-75.8	69	1*	44	169
II					62.3	63.4	-75.6	68.5	1*	47.7	168
III					62.1	63.7	-75.5	68	0.98*	47	168
IV					61.8	63.3	-74.8	68	0.98*	48.9	168

\* Estimated as 78% of the MASH  $\Sigma\Delta$ M  $P_C$  (not including power of DLC)

This section presented layout design and evaluation process of the passive-active 2-1 MASH  $\Sigma\Delta$ M. The circuit was designed using a 65 nm CMOS technology and four prototype samples were tested. The measured results of the 2–1 MASH  $\Sigma\Delta$ M and, additionally, the 2<sup>nd</sup>-order (first stage) modulator were presented. The MASH structure in comparison to the single-loop circuit achieves around 9.5 dB better SNDR, 12 dB better SNR and two times better FoM<sub>w</sub>, while dissipating around 0.55 mW more power. The key performance parameters are consistent across all integrated circuit samples. The combination of cascaded topology and passive  $RC$  integrators with low gain blocks results in both the reduction of the power dissipation and of the chip size, as well as in a very low FOM<sub>w</sub>.



# 7. CONCLUSIONS AND FUTURE WORK

## 7.1. Conclusions

This thesis described the analysis, the systematic design methodology and the experimental evaluation of  $\Sigma\Delta$ M based on passive integrators and low gain stages. Two design examples have been implemented and manufactured. In the first prototype, a discrete-time 2<sup>nd</sup>-order  $\Sigma\Delta$ M, was designed in a 130 nm CMOS technology. The  $\Sigma\Delta$ M circuit was based on the implementation of discrete-time switched-capacitor integrators using the ultra incomplete settling (UIS) concept. This approach allowed building a  $\Sigma\Delta$ M with mostly dynamic elements thus reducing the power dissipation. The main purpose of this design was to prove the validity of the UIS concept, which was confirmed by the measured key performance parameters that were consistent across three prototype samples. The 2<sup>nd</sup>-order  $\Sigma\Delta$ M circuit (sample III), clocked at 100 MHz and consuming 298  $\mu$ W, achieved a peak DR/SNR/SNDR of 78.2/73.9/72.8 dB, respectively, for a signal bandwidth of 300 kHz. This resulted in a FoM<sub>W</sub> of 139.3 fJ/conv.-step and a FoM<sub>S</sub> of 168 dB.

In the second prototype, a continuous-time 2-1 MASH modulator, has been designed in a 65 nm CMOS technology. Its design goal was achieving a moderate resolution (medium SNDR) for a medium signal bandwidth. The measured key performance parameters were consistent across four prototype samples. Table 7.1 compares performance of the DUT from sample II with the state-of-the-art  $\Sigma\Delta$ Ms operating with a signal bandwidth from 5 to 50 MHz.

**Table 7.1 Comparison of the 2-1 MASH  $\Sigma\Delta$ M prototype (sample II) with the prior  $\Sigma\Delta$ Ms.**

	<b>2-1 MASH</b>	<b>2<sup>nd</sup>-order</b>	ISSCC '15 [12]	JSSC '14 [31]	ISSCC '13 [6]	VLSI '15 [67]	VLSI '15 [105]
Process [nm]	<b>65</b>	65	28	65	28	40	28
Area [mm <sup>2</sup> ]	<b>0.027</b>	0.024	0.34	0.039	0.08	0.0194	0.066
Supply [V]	<b>1</b>	1	1.2/1.5	1.1	1.2 / 1.5	-	0.9/1.8
P [mW]	<b>1.57*</b>	1**	78	1.82	3.9	1.94	3.16
F <sub>s</sub> [GHz]	<b>1</b>	1	1.8	0.65	0.64	0.6	0.432
BW [MHz]	<b>10</b>	10	50	10	18	10	5
DR [dB]	<b>77</b>	68.5	85	71.2	78.1	68.7	83.9
SNDR [dB]	<b>72.2</b>	62.3	74.6	68.6	73.6	67.4	80.5
FoM <sub>W</sub> [fJ/step]	<b>23.6</b>	47.7	177.7	41.4	27.7	50.5	36.4
FoM <sub>S</sub> [dB]	<b>175</b>	168.4	173.1	168.6	174.7	165.8	175.9

\* Measured 1.3mW (two MASH stages) + 0.27mW (DCL - simulated)

\*\* Estimated as 78% of the MASH  $\Sigma\Delta$ M P<sub>C</sub> (not including power of DLC, which is not used in this case)

Fig. 7.1 depicts the power efficiency ( $P_c/(2 \cdot BW)$ ) of oversampling ADCs as a function of SNDR, with highlighted position of the prototype MASH modulator (sample II). The cascaded topology of the  $\Sigma\Delta$ M using passive  $RC$  integrators and low gain blocks results in high power efficiency and reduction of the chip size. To the best of the author's knowledge the circuit achieves the lowest Walden  $FOM_w$  for  $\Sigma\Delta$ Ms with signal bandwidths in the range 5 MHz to 50 MHz, reported to date.




Fig. 7.1 Power efficiency ( $P_c/(2 \cdot BW)$ ) of oversampling ADCs as a function of SNDR [106] (where  $FoM_w = P/(2 \cdot BW \cdot 2^{(SNDR-1.76)/6.02})$ ,  $FoM_s = SNDR + 10 \cdot \log_{10}(BW/P)$ ).

Besides the core issue that concerned the implementation of physical prototypes, this research thesis also focused on giving a general overview about the passive and mixed passive-active  $\Sigma\Delta$ Ms.

The proposed discrete-time and continuous-time implementations of passive integrators have been presented in Chapter 4 and their thermal and jitter noise analyzes have been provided as well. In both integrator structures, the thermal noise contribution can be bounded by the nominal capacitance values. Although the discrete-time passive integrator achieves the desired behavior, designing it at higher clock frequencies becomes more challenging due to the necessity of using switches in the input and output signal paths. Fast switching contributes to an increase in power dissipation and parasitic capacitances aggravate non-ideal effects. In order to solve these issues, a continuous-time passive  $RC$  integrator has been proposed.

Chapter 4 presented also the main operation differences between active and passive  $\Sigma\Delta$ Ms. In an active  $\Sigma\Delta$ M loop gain is distributed among all its integrators, while in a passive  $\Sigma\Delta$ M it is mainly concentrated in the quantizer. An SQNR of the passive  $\Sigma\Delta$ M is defined by the comparator and inter-stage gains, and the peak SNR is limited by the integrators' and the

quantizer's thermal noise.

The use of passive integrators, introduces attenuation in the circuit, resulting in low voltage swings at the output of the integrators. This requires a lower level of thermal noise power in a passive integrator in order to achieve comparable SNR to an active integrator. This can be achieved by using larger capacitors. The thermal noise power in the signal band can also be reduced by increasing the oversampling ratio (OSR) of the  $\Sigma\Delta$ . This means that, if the signal bandwidth is increased, the clock frequency would have to increase in order to maintain the same SNDR. The  $\Sigma\Delta$  design methodology based on optimization using genetic algorithm (described in the last section of Chapter 4) takes all these factors into account in order to obtain an optimal design.

The passive and passive-active  $\Sigma\Delta$ s have less hardware complexity compared to their active counterparts, do not require complex high gain amplifiers and allow for significant reduction of the modulator's power consumption. Chapter 5 presented various  $\Sigma\Delta$  case studies and two design examples. The first design example was a 2<sup>nd</sup>-order single-loop  $\Sigma\Delta$ . Its high level model as well as transistor level implementation were analyzed. This  $\Sigma\Delta$ , working with clock frequency of 100 MHz, confirmed validity of the ultra incomplete settling concept.

The case studies, analyzed in Chapter 5, included 1<sup>st</sup>-order, 3<sup>rd</sup>-order single-loop  $\Sigma\Delta$ s and cascaded  $\Sigma\Delta$ s. The analysis of different higher order  $\Sigma\Delta$  topologies, supported by the optimization, allowed selecting the  $\Sigma\Delta$  architecture for the second prototype. It was decided to obtain a moderate resolution ( $62 \text{ dB} < \text{SNDR} \leq 74 \text{ dB}$ ) in a medium signal bandwidth ( $5 \text{ MHz} < \text{BW} \leq 20 \text{ MHz}$ ). The higher order single-loop structure did not ensure sufficient SNDR. Hence, a cascaded modulator architecture has been selected as the most promising one for designing the second prototype. The studies of the high level model and the transistor level implementation of the chosen architecture (2-1 MASH, based on the continuous-time passive integrators and low gain stages) were presented in Chapter 5.4. The goal was to design  $\Sigma\Delta$  with bandwidth of 10 MHz and a peak SNDR larger than 70 dB, working with clock frequency of 1 GHz.

The chip floor-planning, layout design, evaluation printed-circuit-board, testing setup and measured data obtained from the experimental evaluation of both  $\Sigma\Delta$ s prototypes were presented in Chapter 6. Finally, the conclusions drawn from the measurement results were discussed at the beginning of this section.

## 7.2. Future Work

The circuit that has been designed and developed in this research thesis achieved the intended performance and power efficiency. Nevertheless, there are few issues that can be further investigated. In this section recommendations for the future work are presented:

- The digital cancellation logic has been synthesized and subjected to electrical simulation. The next step could be its on-chip implementation. Since it is a digital

circuit, its behavior should not change, nevertheless, laying it out together with the both MASH modulator stages would allow testing the complete system.

- During the optimization process of the MASH  $\Sigma\Delta$ M, in order to reduce the distortion of the first differential pair, its input signal amplitude has been optimized to be smaller than a certain value. Instead of using this absolute criterion, the nonlinear behavior of the gain block could be modeled and then included in the optimization process. This would further improve the correspondence between high-level model and transistor-level circuit.
- In the passive and active-passive  $\Sigma\Delta$ Ms the signal amplitude at the input of the quantizer is significantly reduced. Therefore, a single-bit quantizer (comparator) is commonly used in these modulators instead of multi-bit quantizer. Theoretically, it could be possible to overcome this limitation by employing a time-resolution quantizer, e.g. VCO-based or PWM-based quantizer. This modification could improve modulator's performance. On the other hand, it would increase circuit's complexity, total power dissipation and it would introduce nonlinear effects of either quantizer or multi-bit DAC. Nevertheless, it would be useful to investigate this idea.
- Passive integrators have ability to operate at low supply voltages, thus, the passive loop filter architectures can be used to design  $\Sigma\Delta$ M with significant power consumption reduction. Since the presented architectures use differential pairs and positive feedback in the comparator to provide the required gain, these circuits could be designed to work at lower power supply voltages (than the nominal one defined by the foundry) and consequently achieve higher power efficiency. In this case it would be important to retain or even improve the modulator's performance with reduced supply voltage.



# REFERENCES

- [1] B. Murmann, "Energy limits in A/D converters," in *Faible Tension Faible Consommation (FTFC), 2013 IEEE*, 2013, pp. 1-4.
- [2] L. Yao, M. Steyaert, and W. Sansen, "Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS," ed: Springer, 2006.
- [3] T. Caldwell, D. Alldred, R. Schreier, H. Shibata, and Y. Dong, "Advances in high-speed continuous-time delta-sigma modulators," in *Custom Integrated Circuits Conference (CICC), 2014 IEEE Proceedings of the*, 2014, pp. 1-8.
- [4] R. Schreier and G. C. Temes, "Understanding Delta-Sigma Data Converters," ed: Wiley, 2004.
- [5] K. Matsukawa, K. Obata, Y. Mitani, and S. Dosho, "A 10 MHz BW 50 fJ/conv. continuous time delta sigma modulator with high-order single opamp integrator using optimization-based design method," in *VLSI Circuits (VLSIC), 2012 Symposium on*, 2012, pp. 160-161.
- [6] S. Yun-Shiang, T. Jui-Yuan, C. Ping, L. Tien-Yu, and C. Pao-Cheng, "A 28fJ/conv-step CT  $\Delta\Sigma$  modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International*, 2013, pp. 268-269.
- [7] J. G. Kauffman, P. Witte, M. Lehmann, J. Becker, Y. Manoli, and M. Ortmanns, "A 72 dB DR, CT  $\Delta\Sigma$  Modulator Using Digitally Estimated, Auxiliary DAC Linearization Achieving 88 fJ/conv-step in a 25 MHz BW," *Solid-State Circuits, IEEE Journal of*, vol. 49, pp. 392-404, 2014.
- [8] S. Zeller, C. Muenker, R. Weigel, and T. Ussmueller, "A 0.039 mm<sup>2</sup> Inverter-Based 1.82 mW 68.6dB-SNDR 10 MHz-BW CT- $\Sigma\Delta$ -ADC in 65 nm CMOS Using Power- and Area-Efficient Design Techniques," *Solid-State Circuits, IEEE Journal of*, vol. 49, pp. 1548-1560, 2014.
- [9] D. Yunzhi, W. Yang, R. Schreier, A. Sheikholeslami, and S. Korrapati, "A Continuous-Time 0-3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOS," *Solid-State Circuits, IEEE Journal of*, vol. 49, pp. 2868-2877, 2014.
- [10] L. Seung-chul and C. Yun, "A 15-MHz Bandwidth 1-0 MASH  $\Sigma\Delta$  ADC With Nonlinear Memory Error Calibration Achieving 85-dBc SFDR," *Solid-State Circuits, IEEE Journal of*, vol. 49, pp. 695-707, 2014.
- [11] J. Sauerbrey, J. S. P. Garcia, G. Panov, T. Piorek, S. Xianghua, M. Schimper, R. Koch, M. Keller, Y. Manoli, and M. Ortmanns, "A configurable cascaded continuous-time  $\Delta\Sigma$  modulator with up to 15MHz bandwidth," in *ESSCIRC, 2010 Proceedings of the*, 2010, pp. 426-429.
- [12] Y. Do-Yeon, H. Stacy, and L. Hae-Seung, "An 85dB-DR 74.6dB-SNDR 50MHz-BW CT MASH  $\Delta\Sigma$  Modulator in 28nm CMOS," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2015 IEEE International*, 2015, pp. 272-273.
- [13] F. Chen and B. Leung, "A 0.25-mW low-pass passive sigma-delta modulator with built-in mixer for a 10-MHz IF input," *Solid-State Circuits, IEEE Journal of*, vol. 32, pp. 774-782, 1997.

- [14] A. F. Yeknami, F. Qazi, and A. Alvandpour, "Low-Power DT  $\Delta\Sigma$  Modulators Using SC Passive Filters in 65 nm CMOS," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 61, pp. 358-370, 2013.
- [15] R. Yousry, E. Hegazi, and H. F. Ragai, "A Third-Order 9-Bit 10-MHz CMOS Delta Sigma Modulator With One Active Stage," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 55, pp. 2469-2482, 2008.
- [16] J. L. A. de Melo, J. Goes, and N. Paulino, "A 0.7 V 256 uW sigma delta modulator with passive RC integrators achieving 76 dB DR in 2 MHz BW," in *VLSI Circuits (VLSI Circuits), 2015 Symposium on*, 2015, pp. C290-C291.
- [17] C. Feng, S. Ramaswamy, and B. Bakkaloglu, "A 1.5V 1mA 80dB passive Sigma Delta ADC in 0.13um digital CMOS process," in *Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International*, 2003, pp. 54-477 vol.1.
- [18] W. Fuyue, M. Qiao, and L. Yong, "A 1.8V, 14.5mW 2nd order passive wideband sigma-delta modulator," in *Communications, Circuits and Systems, 2005. Proceedings. 2005 International Conference on*, 2005, p. 1105.
- [19] G. K. Balachandran, V. Srinivasan, V. Rentala, and S. Ramaswamy, "A 1.16mW 69dB SNR (1.2MHz BW) continuous time sigma delta ADC with immunity to clock jitter," in *Custom Integrated Circuits Conference (CICC), 2010 IEEE*, 2010, pp. 1-4.
- [20] H. Jhin-Fang, L. Yen-Jung, H. Kun-Chieh, and L. Ron-Yi, "A CT sigma-delta modulator with a hybrid loop filter and capacitive feedforward," in *Circuits and Systems (MWSCAS), 2011 IEEE 54th International Midwest Symposium on*, 2011, pp. 1-4.
- [21] B. Nowacki, N. Paulino, and J. Goes, "A 1.2 V 300 uW second-order switched-capacitor delta sigma modulator using ultra incomplete settling with 73 dB SNDR and 300 kHz BW in 130 nm CMOS," presented at the European Solid-State Circuits Conference (ESSCIRC), 2011, 2011.
- [22] B. Nowacki, N. Paulino, and J. Goes, "Analysis and the design of a first - order delta sigma modulator using very incomplete settling," presented at the Mixed Design of Integrated Circuits and Systems (MIXDES), 2011 Proceedings of the 18th International Conference, 2011.
- [23] B. Nowacki, N. Paulino, and J. Goes, "Analysis and Design of a First - Order Delta-Sigma Modulator based on Ultra Incomplete Settling and Considering Non-ideal effects," *International Journal of Microelectronics and Computer Science*, vol. 3, 2012.
- [24] B. Nowacki, N. Paulino, and J. Goes, "A second-order switched-capacitor delta sigma modulator using very incomplete settling," presented at the Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, 2011.
- [25] B. Nowacki, N. Paulino, and J. Goes, "A low power 4th order MASH switched-capacitor  $\Sigma\Delta$  modulator using ultra incomplete settling," presented at the Circuits and Systems (ISCAS), 2014 IEEE International Symposium on, 2014.
- [26] J. L. A. de Melo, B. Nowacki, N. Paulino, and J. Goes, "Design Methodology for Sigma-Delta Modulators based on a Genetic Algorithm using Hybrid Cost Functions," presented at the Circuits and Systems (ISCAS), 2012 IEEE International Symposium on, 2012.
- [27] B. Nowacki, N. Paulino, and J. Goes, "A 1V 77dB-DR 72dB-SNDR 10MHz-BW 2-1 MASH CT Delta Sigma Modulator," presented at the IEEE International Solid-State Circuits Conference (ISSCC), 2016, 2016.
- [28] P. M. Aziz, H. V. Sorensen, and J. vn der Spiegel, "An overview of sigma-delta converters," *Signal Processing Magazine, IEEE*, vol. 13, pp. 61-84, 1996.
- [29] J. M. de la Rosa, "Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 58, pp. 1-21, 2011.
- [30] D. A. Johns, K. Martin, and J. Wiley, "Analog integrated circuit design," ed, 2000.

- [31] R. H. Walden, "Analog-to-digital converter survey and analysis," *Selected Areas in Communications, IEEE Journal on*, vol. 17, pp. 539-550, 1999.
- [32] W. A. Kester, "Data Conversion Handbook," ed: Analog Devices Inc., 2004.
- [33] S. R. Norsworthy, R. Schreier, and G. C. Temes, "Delta-Sigma Data Converters: Theory, Design, and Simulation," I. Press, Ed., ed, 1997.
- [34] P. Balmelli and H. Qiuting, "A 25 MS/s 14 b 200 mW Sigma Delta modulator in 0.18 um CMOS," in *Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International*, 2004, pp. 74-514 Vol.1.
- [35] Y. P. Tsvividis, "Integrated continuous-time filter design - an overview," *Solid-State Circuits, IEEE Journal of*, vol. 29, pp. 166-176, 1994.
- [36] L. Da-Huei and K. Tai-Haur, "Advancing Data Weighted Averaging Technique for Multi-Bit Sigma-Delta Modulators," *Circuits and Systems II: Express Briefs, IEEE Transactions on*, vol. 54, pp. 838-842, 2007.
- [37] J. G. Kauffman, P. Witte, J. Becker, and M. Ortmanns, "An 8mW 50MS/s CT Delta Sigma modulator with 81dB SFDR and digital background DAC linearization," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International*, 2011, pp. 472-474.
- [38] A. P. Perez, E. Bonizzoni, and F. Maloberti, "A 84dB SNDR 100kHz bandwidth low-power single op-amp third-order Delta Sigma modulator consuming 140uW," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International*, 2011, pp. 478-480.
- [39] K. C. H. Chao, S. Nadeem, W. L. Lee, and C. G. Sodini, "A higher order topology for interpolative modulators for oversampling A/D converters," *Circuits and Systems, IEEE Transactions on*, vol. 37, pp. 309-318, 1990.
- [40] L. Risbo, "Stability predictions for high-order Sigma Delta modulators based on quasilinear modeling," in *Circuits and Systems, 1994. ISCAS '94., 1994 IEEE International Symposium on*, 1994, pp. 361-364 vol.5.
- [41] A. Morgado, R. del Rio, and J. M. de la Rosa, "Adaptive SMASH sigma delta converters for the next generation of mobile phones - Design issues and practical solutions," in *NEWCAS Conference (NEWCAS), 2010 8th IEEE International*, 2010, pp. 357-360.
- [42] V. Srinivasan, V. Wang, P. Satarzadeh, B. Haroun, and M. Corsi, "A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International*, 2012, pp. 158-160.
- [43] N. Maghari, S. Kwon, G. C. Temes, and U. Moon, "Mixed-Order Sturdy MASH Delta-Sigma Modulator," in *Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on*, 2007, pp. 257-260.
- [44] N. Maghari, K. Sunwoo, and M. Un-Ku, "74 dB SNDR Multi-Loop Sturdy-MASH Delta-Sigma Modulator Using 35 dB Open-Loop Opamp Gain," *Solid-State Circuits, IEEE Journal of*, vol. 44, pp. 2212-2221, 2009.
- [45] J. Silva, U. Moon, J. Steensgaard, and G. C. Temes, "Wideband low-distortion delta-sigma ADC topology," *Electronics Letters*, vol. 37, pp. 737-738, 2001.
- [46] K. Lee and G. C. Temes, "Improved architecture for low-distortion delta sigma ADC's," *Electronics Letters*, vol. 45, pp. 730-731, 2009.
- [47] C. Youngcheol, L. Inhee, and H. Gunhee, "A 0.7V 36uW 85dB-DR Audio SD Modulator Using Class-C Inverter," in *Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International*, 2008, pp. 490-630.
- [48] C. Youngcheol and H. Gunhee, "Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator," *Solid-State Circuits, IEEE Journal of*, vol. 44, pp. 458-472, 2009.

- [49] R. H. M. van Veldhoven, R. Rutten, and L. J. Breems, "An Inverter-Based Hybrid Delta Sigma Modulator," in *Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International*, 2008, pp. 492-630.
- [50] H. Mu-Chen and L. Shen-luan, "A Fully Differential Comparator-Based Switched-Capacitor Delta Sigma Modulator," *Circuits and Systems II: Express Briefs, IEEE Transactions on*, vol. 56, pp. 369-373, 2009.
- [51] P. Witte, J. G. Kauffman, J. Becker, Y. Manoli, and M. Ortmanns, "A 72dB-DR Delta Sigma CT modulator using digitally estimated auxiliary DAC linearization achieving 88fJ/conv in a 25MHz BW," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International*, 2012, pp. 154-156.
- [52] L. Dorrer, F. Kuttner, P. Greco, P. Torta, and T. Hartig, "A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-um CMOS," *Solid-State Circuits, IEEE Journal of*, vol. 40, pp. 2416-2427, 2005.
- [53] M. Z. Straayer and M. H. Perrott, "A 12-Bit, 10-MHz Bandwidth, Continuous-Time Sigma Delta ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer," *Solid-State Circuits, IEEE Journal of*, vol. 43, pp. 805-814, 2008.
- [54] M. Park and M. H. Perrott, "A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time Delta Sigma ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 um CMOS," *Solid-State Circuits, IEEE Journal of*, vol. 44, pp. 3344-3358, 2009.
- [55] K. Reddy, S. Dey, S. Rao, B. Young, P. Prabha, and P. K. Hanumolu, "A 54mW 1.2GS/s 71.5dB SNDR 50MHz BW VCO-based CT Delta Sigma ADC using dual phase/frequency feedback in 65nm CMOS," in *VLSI Circuits (VLSI Circuits), 2015 Symposium on*, 2015, pp. C256-C257.
- [56] K. Reddy, R. Sachin, R. Inti, B. Young, A. Elshazly, M. Talegaonkar, and P. K. Hanumolu, "A 16mW 78dB-SNDR 10MHz-BW CT-Delta Sigma ADC using residue-cancelling VCO-based quantizer," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International*, 2012, pp. 152-154.
- [57] G. Taylor and I. Galton, "A mostly digital variable-rate continuous-time ADC Delta Sigma modulator," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International*, 2010, pp. 298-299.
- [58] G. Taylor and I. Galton, "A Reconfigurable Mostly-Digital Delta-Sigma ADC With a Worst-Case FOM of 160 dB," *Solid-State Circuits, IEEE Journal of*, vol. 48, pp. 983-995, 2013.
- [59] V. Dhanasekaran, M. Gambhir, M. M. Elsayed, E. Sanchez-Sinencio, J. Silva-Martinez, C. Mishra, C. Lei, and E. Pankratz, "A 20MHz BW 68dB DR CT Delta Sigma ADC based on a multi-bit time-domain quantizer and feedback element," in *Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International*, 2009, pp. 174-175,175a.
- [60] K. Donghyun, T. Matsuura, and B. Murmann, "A continuous-time, jitter insensitive Sigma Delta modulator using a digitally linearized Gm-C integrator with embedded SC feedback DAC," in *VLSI Circuits (VLSIC), 2011 Symposium on*, 2011, pp. 38-39.
- [61] T. Nandi, K. Boominathan, and S. Pavan, "Continuous-Time Sigma Delta Modulators With Improved Linearity and Reduced Clock Jitter Sensitivity Using the Switched-Capacitor Return-to-Zero DAC," *Solid-State Circuits, IEEE Journal of*, vol. 48, pp. 1795-1805, 2013.
- [62] P. Shettigar and S. Pavan, "A 15mW 3.6GS/s CT-DS ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International*, 2012, pp. 156-158.
- [63] J. Gealow, M. Ashburn, L. Chih-Hong, S. Ho, P. Riehl, A. Shabra, J. Silva, and Y. Qicheng, "A 2.8 mW Delta Sigma ADC with 83 dB DR and 1.92 MHz BW using FIR

- outer feedback and TIA-based integrator," in *VLSI Circuits (VLSIC), 2011 Symposium on*, 2011, pp. 42-43.
- [64] B. M. Putter, "Sigma Delta ADC with finite impulse response feedback DAC," in *Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International*, 2004, pp. 76-77 Vol.1.
- [65] H. Shibata, R. Schreier, Y. Wenhua, A. Shaikh, D. Paterson, T. C. Caldwell, D. Alldred, and L. Ping Wing, "A DC-to-1 GHz Tunable RF Delta Sigma ADC Achieving DR=74 dB and BW=150 MHz at fo=450 MHz Using 550 mW," *Solid-State Circuits, IEEE Journal of*, vol. 47, pp. 2888-2897, 2012.
- [66] M. Bolatkale, L. J. Breems, R. Rutten, and K. A. A. Makinwa, "A 4GHz CT Delta Sigma ADC with 70dB DR and -74dBFS THD in 125MHz BW," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International*, 2011, pp. 470-472.
- [67] S. Loeda, J. Harrison, F. Pourchet, and A. Adams, "A 10/20/30/40 MHz feed-forward FIR DAC continuous-time Delta Sigma ADC with robust blocker performance for radio receivers," in *VLSI Circuits (VLSI Circuits), 2015 Symposium on*, 2015, pp. C262-C263.
- [68] N. Maghari and M. Un-Ku, "A third-order DT Delta Sigma modulator using noise-shaped bidirectional single-slope quantizer," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International*, 2011, pp. 474-476.
- [69] Y. Libin, M. Steyaert, and W. Sansen, "A 1-V, 1-MS/s, 88-dB sigma-delta modulator in 0.13um digital CMOS technology," in *VLSI Circuits, 2005. Digest of Technical Papers. 2005 Symposium on*, 2005, pp. 180-183.
- [70] F. Michel and M. Steyaert, "A 250mV 7.5uW 61dB SNDR CMOS SC Sigma Delta modulator using a near-threshold-voltage-biased CMOS inverter technique," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International*, 2011, pp. 476-478.
- [71] R. H. M. van Veldhoven, N. Nizza, and L. J. Breems, "Technology portable, 0.04mm<sup>2</sup>, Ghz-rate Delta Sigma modulators in 65nm and 45nm CMOS," in *VLSI Circuits, 2009 Symposium on*, 2009, pp. 72-73.
- [72] S. Kwon and F. Maloberti, "A 14mW Multi-bit Delta Sigma Modulator with 82dB SNR and 86dB DR for ADSL2+," in *Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International*, 2006, pp. 161-170.
- [73] K. Jinseok, C. Yunyoung, and G. Gomez, "A 66dB DR 1.2V 1.2mW single-amplifier double-sampling 2nd-order Delta Sigma ADC for WCDMA in 90nm CMOS," in *Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International*, 2005, pp. 170-591 Vol. 1.
- [74] L. Kyehyung, C. Jeongseok, M. Aniya, K. Hamashita, K. Takasuka, S. Takeuchi, and G. C. Temes, "A Noise-Coupled Time-Interleaved Delta Sigma ADC with 4.2MHz BW, -98dB THD, and 79dB SNDR," in *Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International*, 2008, pp. 494-631.
- [75] P. Hyunsik, N. Ki Young, D. K. Su, K. Vleugels, and B. A. Wooley, "A 0.7-V 100-dB 870uW digital audio Sigma Delta modulator," in *VLSI Circuits, 2008 IEEE Symposium on*, 2008, pp. 178-179.
- [76] L. Kye-Shin, K. Sunwoo, and M. Franco, "A 5.4mW 2-Channel Time-Interleaved Multi-bit Delta Sigma Modulator with 80dB SNR and 85dB DR for ADSL," in *Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International*, 2006, pp. 171-180.
- [77] O. Rajae, T. Musah, S. Takeuchi, M. Aniya, K. Hamashita, P. Hanumolu, and U. Moon, "A 79dB 80 MHz 8X-OSR hybrid delta-sigma/pipeline ADC," in *VLSI Circuits, 2009 Symposium on*, 2009, pp. 74-75.

- [78] R. van Veldhoven, "A tri-mode continuous-time Sigma Delta modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver," in *Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International*, 2003, pp. 60-477 vol.1.
- [79] K. Philips, P. A. C. M. Nuijten, R. L. J. Roovers, A. H. M. van Roermund, F. M. Chavero, M. T. Pallares, and A. Torralba, "A continuous-time Sigma Delta ADC with increased immunity to interferers," *Solid-State Circuits, IEEE Journal of*, vol. 39, pp. 2170-2178, 2004.
- [80] P. Shanthi, N. Krishnapura, R. Pandarinathan, and P. Sankar, "A Power Optimized Continuous-Time Sigma Delta ADC for Audio Applications," *Solid-State Circuits, IEEE Journal of*, vol. 43, pp. 351-360, 2008.
- [81] G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A. Melodia, and V. Melini, "A 14b 20mW 640MHz CMOS CT Delta Sigma ADC with 20MHz Signal Bandwidth and 12b ENOB," in *Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International*, 2006, pp. 131-140.
- [82] H. Sheng-Jui and L. Yung-Yu, "A 1.2V 2MHz BW 0.084mm<sup>2</sup> CT Delta Sigma ADC with -97.7dBc THD and 80dB DR using low-latency DEM," in *Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International*, 2009, pp. 172-173,173a.
- [83] E. Prefasi, S. Paton, L. Hernandez, R. Gaggi, A. Wiesbauer, and J. Hauptmann, "A 0.08 mm<sup>2</sup>, 7mW Time-Encoding Oversampling Converter with 10 bits and 20MHz BW in 65nm CMOS," in *ESSCIRC, 2010 Proceedings of the*, 2010, pp. 430-433.
- [84] K. Matsukawa, Y. Mitani, M. Takayama, K. Obata, S. Dosho, and A. Matsuzawa, "A 5th-order delta-sigma modulator with single-opamp resonator," in *VLSI Circuits, 2009 Symposium on*, 2009, pp. 68-69.
- [85] W. Chan-Hsiang, W. Tzu-An, E. Alpman, F. Chang-Tsung, T. Yi-Ting, and L. Tsung-Hsien, "An 8.5MHz 67.2dB SNDR CTDSM with ELD compensation embedded twin-T SAB and circular TDC-based quantizer in 90nm CMOS," in *VLSI Circuits Digest of Technical Papers, 2014 Symposium on*, 2014, pp. 1-2.
- [86] S. Ho, L. Chi-Lun, R. Zhiyu, and Z. Jialin, "A 23mW, 73dB dynamic range, 80MHz BW continuous-time delta-sigma modulator in 20nm CMOS," in *VLSI Circuits Digest of Technical Papers, 2014 Symposium on*, 2014, pp. 1-2.
- [87] R. Zanbaghi, P. K. Hanumolu, and T. S. Fiez, "An 80-dB DR, 7.2-MHz Bandwidth Single Opamp Biquad Based CT  $\Delta\Sigma$  Modulator Dissipating 13.7-mW," *Solid-State Circuits, IEEE Journal of*, vol. 48, pp. 487-501, 2013.
- [88] P. Malla, H. Lakdawala, K. Kornegay, and K. Soumyanath, "A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT SD ADC for 802.11n/WiMAX Receivers," in *Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International*, 2008, pp. 496-631.
- [89] B. R. Carlton, H. Lakdawala, E. Alpman, J. Rizk, Y. W. Li, B. Perez-Esparza, V. Rivera, C. F. Nieva, E. Gordon, P. Hackney, C. H. Jan, I. A. Young, and K. Soumyanath, "A 32nm, 1.05V, BIST enabled, 10-40MHz, 11-9 bit, 0.13mm<sup>2</sup> digitized integrator MASH Sigma Delta ADC," in *VLSI Circuits (VLSIC), 2011 Symposium on*, 2011, pp. 36-37.
- [90] A. Dezzani and E. Andre, "A 1.2-V dual-mode WCDMA/GPRS Sigma Delta modulator," in *Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International*, 2003, pp. 58-59 vol.1.
- [91] T. Christen, T. Burger, and H. Qiuting, "A 0.13um CMOS EDGE/UMTS/WLAN Tri-Mode Delta Sigma ADC with -92dB THD," in *Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International*, 2007, pp. 240-599.

- [92] Y. Jiang and F. Maloberti, "A low-power multi-bit Delta Sigma modulator in 90nm digital CMOS without DEM," in *Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International*, 2005, pp. 168-591 Vol. 1.
- [93] L. Bos, G. Vandersteen, J. Ryckaert, P. Rombouts, Y. Rolain, and G. Van der Plas, "A multirate 3.4-to-6.8mW 85-to-66dB DR GSM/bluetooth/UMTS cascade DT Delta Sigma Modulator in 90nm digital CMOS," in *Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International*, 2009, pp. 176-177,177a.
- [94] J. Paramesh, R. Bishop, K. Soumyanath, and D. Allstot, "An 11-Bit 330MHz 8X OSR Sigma Delta Modulator for Next-Generation WLAN," in *VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium on*, 2006, pp. 166-167.
- [95] L. J. Breems, "A cascaded continuous-time Sigma Delta modulator with 67dB dynamic range in 10MHz bandwidth," in *Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International*, 2004, pp. 72-513 Vol.1.
- [96] H. Tao, L. Toth, and J. M. Khoury, "Analysis of timing jitter in bandpass sigma-delta modulators," *Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on*, vol. 46, pp. 991-1001, 1999.
- [97] N. Paulino, J. Goes, and A. Steiger-Garcia, "Design methodology for optimization of analog building blocks using genetic algorithms," in *Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on*, 2001, pp. 435-438 vol. 5.
- [98] T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, "A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture," *Solid-State Circuits, IEEE Journal of*, vol. 28, pp. 523-527, 1993.
- [99] G. Chien and P. R. Gray, "A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications," *Solid-State Circuits, IEEE Journal of*, vol. 35, pp. 1996-1999, 2000.
- [100] J. Yeon-Jae, L. Seung-Wook, S. Daeyun, W. Kim, K. Changhyun, and C. Soo-In, "A dual-loop delay-locked loop using multiple voltage-controlled delay lines," *Solid-State Circuits, IEEE Journal of*, vol. 36, pp. 784-791, 2001.
- [101] P. Nuzzo, F. De Bernardinis, P. Terreni, and G. Van der Plas, "Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 55, pp. 1441-1454, 2008.
- [102] R. J. Baker, "CMOS: Circuit Design, Layout, and Simulation," 3rd Edition ed: Wiley-IEEE Press, 2010.
- [103] J. Custódio, "Ultra-low power-and-area CMOS RF and baseband circuits for biomedical applications," Universidade Nova de Lisboa, 2011.
- [104] S. Pavan, "Alias Rejection of Continuous-Time DS Modulators With Switched-Capacitor Feedback DACs," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 58, pp. 233-243, 2011.
- [105] W. Guowen, P. Shettigar, S. Feng, Y. Xinyu, and T. Kwan, "A 13-ENOB, 5 MHz BW, 3.16 mW multi-bit continuous-time Delta Sigma ADC in 28 nm CMOS with excess-loop-delay compensation embedded in SAR quantizer," in *VLSI Circuits (VLSI Circuits), 2015 Symposium on*, 2015, pp. C292-C293.
- [106] B. Murmann, "ADC Performance Survey 1997-2015," ed, 2015.