# Direct Extraction Technique to Derive the Junction Temperature of HBT's Under High Self-Heating Bias Conditions

Steve P. Marsh, Senior Member, IEEE

*Abstract*—A new technique is presented that can directly extract the mean device junction temperature of heterojunction bipolar transistors (HBT's) under high self-heating operating conditions. The method uses three trivial dc measurements of the device where the junction temperature is known to be the same. This paper details the technique and applies it to both closely and widely spaced multi-finger HBT's, and compares the results to methods already known.

*Index Terms*—Heterojunction bipolar transistors, power transistors, reliability management, semiconductor device thermal factors, self-heating, temperature measurement, thermal impedance.

#### I. INTRODUCTION

THE reliability, and mechanisms affecting the stability of The current gain, of a heterojunction bipolar transistor (HBT) have been shown to be functions of both the collector current density and the device mean junction temperature [1]. The current density is easily measured, but the junction temperature is more difficult to find. One method for calculating the junction temperature is to find the thermal impedance of the device and determine the temperature rise above ambient temperature by multiplying the thermal impedance by the power dissipated in the device [2], [3]. However, in high power dissipation HBT's, as used for power amplifiers, the thermal impedance of the device is not constant but a function of both the power dissipation and the ambient temperature [4], [5]. The method outlined in this paper bypasses the need to find a thermal impedance and derives the mean junction temperature (at the specified operating ambient temperature and power dissipation) directly from three simple voltage and current measurements.

## II. EXTRACTION TECHNIQUE

Previous methods to determine the device mean junction temperature (via derivation of the thermal resistance) have either used the fact that the current-gain ( $\beta$ ) decreases with increasing junction temperature [3], [4], or that the base-emitter voltage ( $V_{be}$ ), for fixed emitter current, is only a function of the junction temperature [2], [3], [5], [6]. One consequence of this functionality is that the current–voltage (*I-V*) curves of an HBT shows

The author is with Marconi Technology Ltd., Caswell, Towcester, Northants NN12 8EQ, U.K (e-mail: steve.marsh@ieee.org).

Publisher Item Identifier S 0018-9383(00)00678-X.

140 120 Z 100 lc/mA 80 Τ1 60 ..... T2 40 T3 20 V3 V2 V1 ۵ 6 0 1 2 5 7 8 3 4 Vce/V

Fig. 1.  $I_c$  verses  $V_{cc}$  for three ambient temperatures and constant  $I_b$ .

the characteristic negative slope at high power dissipation due to self-heating. If the ambient temperature increases,  $\beta$  decreases and the *I-V* curve drops to lower collector current levels. The negative slope of the curve changes because the self-heating is dependent on the thermal impedance, which increases with higher junction temperatures [5].

These previous methods all rely on fitting a linear relationship between either  $\beta$  or  $V_{\text{be}}$  with the junction temperature, but the linearity with temperature was only within 10% and 4%, respectively [3]. A better way of determining the junction temperature is to take a number of measurements at exactly the same junction temperature where any nonlinear relationships between  $\beta$ , or  $V_{\text{be}}$ , and the junction temperature become irrelevant.

Consider the curves in Fig. 1, where the collector current  $(I_c)$  is plotted versus the collector-emitter voltage  $(V_{ce})$  for a fixed base current  $(I_b)$ , and three different base-plate ambient temperatures. Bias point Z is the nominal operating bias point for this HBT (from which the worst-case power dissipation,  $P_1 = V_1 I_c$ , can be calculated<sup>1</sup>), and the ambient temperature  $T_1$  is the ambient temperature at which the operating junction temperature is to be found. Bias point X is at a higher ambient temperature  $(T_3)$ , and lower power dissipation  $(P_3)$ , but has the same collector current, and the same base current as bias point Z. Bias point Y is at an intermediate ambient temperature  $(T_2)$ , and an intermediate power dissipation  $(P_2)$ , but, again, has the same collector current, and the same base current as bias point Z. At each of these three bias points the base and collector currents are



Manuscript received April 16, 1999; revised July 28, 1999. The review of this paper was arranged by Editor K. M. Lau.

<sup>&</sup>lt;sup>1</sup>Strictly the power dissipation also includes the contribution of  $V_{\rm bc}I_b$ , which is usually a factor of ~100 less than  $V_{\rm cc}I_c$ , and is the same value at each bias point.

identical, and hence the current gain  $\beta$  is also identical. Therefore, as  $\beta$  is known to be a function only of the junction temperature and is the same at these three points, the mean device junction temperature must also be the same. Experimental observations have shown that  $V_{be}$  is also the same at each of these bias points, which adds weight to this supposition.

We now have three ambient temperatures and associated power dissipations that produce the same mean junction temperature within the device.

$$T_j = T_{\text{base}} + \theta P_{\text{diss}}.$$
 (1)

Taking the classical definition of device thermal impedance ( $\theta$  in (1), and acknowledging that the thermal impedance at each bias point may be different, we have the following three equations:

$$T_j = T_1 + \theta_1 P_1 \tag{2}$$

$$T_j = T_2 + \theta_2 P_2 \tag{3}$$

$$T_j = T_3 + \theta_3 P_3. \tag{4}$$

To solve these equations, we must reduce the number of unknown variables by examining the dependence of the thermal impedance on the other parameters. It is proposed that the thermal impedance, for a fixed junction temperature, is a linear function of the ambient base-plate temperature. In other words, the thermal impedance from a fixed junction temperature to the base-plate is a linear function of the temperature difference, as follows:

$$\theta(T_i) = A + BT_{\text{base}}.$$
 (5)

This relationship was investigated using finite difference thermal simulation of a typical HBT three—dimensional (3-D) structure, with the temperature dependent GaAs thermal conductivity. Fig. 2 shows the simulation results for a single, 40  $\mu$ m length, finger on a 100  $\mu$ m thick substrate. The simulation shows that, for fixed junction temperatures of 130° and 188°C, the thermal impedance is a linear function of the ambient temperature of the base-plate.

Given that this relationship is correct, (5) may be substituted into (2), (3) and (4) to give

$$T_j = T_1 + (A + BT_1)P_1 \tag{6}$$

$$T_j = T_2 + (A + BT_2)P_2 \tag{7}$$

$$T_j = T_3 + (A + BT_3)P_3.$$
 (8)

We now have three simultaneous equations and three unknowns  $(A, B, \text{ and } T_j)$ , which can be solved by the usual method to give the device mean junction temperature,  $T_j$ . If the three ambient



Fig. 2. Simulated thermal impedance verses ambient temperature for two fixed junction temperatures.

temperatures are chosen to be equally spaced  $(T_3 = T_2 + \Delta T)$ and  $T_1 = T_2 - \Delta T$  then the solution simplifies to the expression

$$T_{j} = T_{2} + \Delta T \left( \frac{P_{2}}{P_{3}} - \frac{P_{2}}{P_{1}} \right) / \left( \frac{P_{2}}{P_{3}} + \frac{P_{2}}{P_{1}} - 2 \right).$$
(9)

The spacing of the ambient temperatures  $(\Delta T)$  is arbitrary because the junction temperature  $(T_j)$  is not dependant on its value, and this has been confirmed experimentally for  $\Delta T$ ranging from 10°C to 40°C. However, to minimize the effect of measurement errors,  $\Delta T$  should be as large as possible while ensuring that bias point X remains clearly within the saturation region of the transistor *I-V* curve.

# III. ANALYSIS OF HBT 4x40 INGAP/GAAS DEVICES

This technique was used to derive the mean device junction temperature of two different layouts of InGaP/GaAs HBT's, manufactured at Marconi Technology Ltd., Caswell, U.K. Each HBT had four emitter fingers, of 40  $\mu$ m in length and 2  $\mu$ m in width, with one device (P4  $\times$  40C) having four widely separated (50  $\mu$ m) fingers, and the other device (4  $\times$  40C) having closely spaced (6 µm) fingers. Both layouts were measured on the same, 100 µm thick, wafer. The devices were biased at a collector voltage of 5 V, a collector current of 80 mA, and an ambient temperature of 25°C for determination of the junction temperature . Bias point Z in the analysis is chosen to be the operating bias point at 25°C ambient and this fixes the base current for the  $V_{ce}$  sweep. The same base current is also used for the  $V_{ce}$  sweeps at the higher ambient temperatures of 55, and 85°C. The resulting curves and analysis bias points are shown in Figs. 3 and 4.

Three different devices of each type were measured, and the mean junction temperature calculated for each one. The resulting average from the three devices gave a junction temperature of 105.3°C for the widely spaced P4 × 40C device, and 182.5°C for the closely spaced 4 × 40C device. This shows that the extra self-heating in the closely spaced devices leads to a temperature increase of 77.2°C.



Fig. 3.  $I_c$  verses  $V_{cc}$  of device P4 × 40C, for ambient of 25°, 55°, and 85°C, and  $I_b$  fixed to give 80 mA at 5 V and 25°C.



Fig. 4.  $I_c$  versus  $V_{\infty}$  of device 4 × 40C, for ambient of 25°, 55°, and 85°C, and  $I_b$  fixed to give 80 mA at 5 V and 25°C.

# IV. COMPARISON WITH ALTERNATIVE TECHNIQUES

This technique has been compared to other dc junction temperature, or thermal impedance, measurement techniques. The technique used by D. E. Dawson *et al.* [3], using  $V_{be}$  measurements at constant  $I_e$ , is valid only where the power dissipation levels are low enough to give small self-heating effects [7], as in the case of the widely spaced P4 × 40C device. The thermal impedance of this device derived by Dawson's method was 179°C/W, giving a mean device junction temperature of 96.8°C, which agrees within 9% of the new technique. The high self-heating within the closely spaced 4 × 40C device makes the calculation of the junction temperature by Dawson's method inappropriate.

The technique used by Bovolon *et al.* [7], which can derive the thermal impedance at any dissipated power level, linearises the  $\beta$  (or  $V_{\text{be}}$ ) variation with temperature, locally to the bias point at which the thermal impedance is required. The values derived for the P4 × 40C device by this method were thermal impedance of 212°C/W and mean device junction temperature of 110°C, which is within 5% of the new technique.

As the new technique, as presented in this paper, and that used by N. Bovolon [7] can be used at high power dissipation levels and high self-heating, these two methods were compared for the closely spaced  $4 \times 40$ C device. The technique used by N. Bovolon gave a mean device junction temperature of  $178^{\circ}$ C, which is within 3% of the value derived using the new technique (182.5°C).

Previous methods have either been very complex in the required measurements or analysis [5], or not been valid at high power-dissipation levels [3]. The most comparable technique [7] derives the junction temperature by extracting the thermal impedance first, which is valid only for that particular power dissipation, and then calculating the junction temperature. In contrast to this, the new technique can derive the mean device junction temperature directly, for high self-heating and high power dissipation, and achieve this from three simple dc measurements.

The technique used by Bovolon et al. [7] also relies on small differences in the ambient wafer-chuck temperature,  $\beta$ , and power dissipation to ensure the local  $\beta$  linearity. This has the effect of making any measurement errors large proportions of the differences, which appear in the formulas' denominator. Accurate control of the chuck temperature during the comparison measurements has given good agreement with the new technique in this case, but care must be taken to ensure that measurement errors do not impact on the derived junction temperature. The new technique is less susceptible to measurement errors as it does not depend on the three data points being close for linearization of  $\beta$  or  $V_{\rm be}$ , but effectively nulls  $\beta$  variations by taking measurement points at the same junction temperature. The three data points in the new technique may be spaced at much wider chuck temperatures because the relationship of thermal impedance verses ambient chuck temperature for fixed junction temperature (Fig. 2), is linear over a very wide range of ambient chuck temperature.

This new technique is limited to devices operated under high self-heating bias conditions, i.e., devices with sufficient negative slope in their I-V characteristics such that the three points can be plotted within the saturation region of the transistor I-V curves.

## V. CONCLUSION

A new technique has been developed to obtain the mean junction temperature of a InGaP/GaAs HBT device under high self-heating or high power dissipation operating conditions. The technique makes use of three simple dc measurements, where the junction temperature has been shown to be the same, and so does not rely on linearization of either  $\beta$  or  $V_{\rm be}$  with temperature. The results obtained are in good agreement with the junction temperature derived by methods previously published [3], [7], but this direct extraction technique is less susceptible to measurement error.

## ACKNOWLEDGMENT

The author acknowledges Marconi Materials Technology Ltd., Caswell, and the Marconi Electronics Systems companies who funded the HBT development work during which this technique was developed. The author would also like to thank A. Phillips, R. Davies, I. Davies, M. Brookbanks, N. Peniket, and B. Wallis for informed discussions regarding this technique, and P. Wallace, A. Blakeman, and J. Gatt for the measurements that allowed comparison of the various techniques.

## REFERENCES

- N. Bovolon *et al.*, "A short-term high-current-density reliability investigation of AlGaAs/GaAs heterojunction bipolar transistors," *IEEE Electron Device Lett.*, vol. 19, pp. 469–471, Dec. 1998.
- [2] M. G. Adlerstein and M. P. Zaitlin, "Thermal resistance measurements for AlGaAs/GaAs heterojunction bipolar transistors," *IEEE Trans. Electron Devices*, vol. 38, pp. 1553–1554, June 1991.
- [3] D. E. Dawson, A. K. Gupta, and M. L. Salib, "CW measurement of HBT thermal resistance," *IEEE Trans. Electron Devices*, vol. 39, pp. 2235–2239, Oct. 1992.
- [4] J. R. Waldrop, K. C. Wang, and P. M. Asbeck, "Determination of junction temperature in AlGaAs/GaAs heterojunction bipolar transistors by electrical measurement," *IEEE Trans. Electron Devices*, vol. 39, pp. 1248–1250, May 1992.
- [5] W. Liu and A. Yuksel, "Measurement of junction temperature of Al-GaAs/GaAs heterojunction bipolar transistors operating at large power densities," *IEEE Trans. Electron Devices*, vol. 42, pp. 358–360, Feb. 1995.
- [6] W. Liu, H.-F. Chau, and E. Beam, III, "Thermal properties and thermal instabilities of InP-based heterojunction bipolar transistors," *IEEE Trans. Electron Devices*, vol. 43, pp. 388–395, Mar. 1996.
- [7] N. Bovolon *et al.*, "A simple method for the thermal resistance measurement of AlGaAs/GaAs heterojunction bipolar transistors," *IEEE Trans. Electron Devices*, vol. 45, pp. 1846–1848, Aug. 1998.



**Steve P. Marsh** (M'95–SM'98) received the degree in physics with physical electronics (first class honors) in 1985 and the Ph.D. degree in 1989, both from the University of Bath, U.K. His doctoral dissertation was on the "Design and optimization of a planar Schottky diode 183 GHz subharmonic mixer."

After this, he spent some time at Plessey 3–5, working on hybrid amplifier design and microstrip alumina circuit component characterization, and then joined British Aerospace Dynamics, where he

developed millimeter-wave components and systems for radar and satellite applications. During the last eight years, he has been with Marconi Materials Technology, Caswell, U.K., in the GaAs MMIC Division. Since then, he has worked on the development of HEMT processes for 40 GHz and 60 GHz operation, designing travelling wave amplifier, LNA, and multiplier MMIC's. His experience also includes the design and development of ultra-broadband tuneable active bandstop filter MMIC's. Recenly, he spent three years designing high power MESFET MMIC's at 14 GHz for a European power amplifier project, and is currently on a team developing an HBT process and designing demonstrator power amplifiers to produce 10 W at X-band frequencies. He has published 35 papers in the field of microwave and MMIC design.

Dr. Marsh is on the Administrative Committee of the IEEE UK and RI MTT/ED/AP/LEO Joint Chapter.